////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        |   ----------------------------------------------
        |   - Memory Cells analysis                      -
        |   ----------------------------------------------
        |     
        |     HDL 'fifo4_mem' Raw description seems to be 'Read before Write'
        |     	Physical implementation in RF/RAM may not follow it exactly without additional logic
        |     
        |     Ram 'fifo4_mem' Analysis:
        |     	Port 0 : 
        |     		Slc  Size: 0
        |     		Addr Size: 2
        |     		Din  Size: 8 (W)
        |     		Dout Size: 0
        |     	Port 1 : 
        |     		Slc  Size: 0
        |     		Addr Size: 2
        |     		Din  Size: 0
        |     		Dout Size: 8 (RA)
        |     	Array Depth 4
        |     	Array Width 8
REMARK  |     	Asynchronous (Unclocked) Read Port detected
        |     	Check for possible timing/simulation issues
        |     
        |     Rom 'simple_spi_top_L248' Analysis:
        |     	Port 0 : 
        |     		Addr Size: 2
        |     		Dout Size: 1 (RA)
        |     	Array Depth 4
        |     	Array Width 1
        |     	INIT: 0,0,0,1
        |     	Clockless ROM can only mapped into LUT: No explicit ROM instance will be generated
        |     
        |     Rom 'simple_spi_top_L248_0' Analysis:
        |     	Port 0 : 
        |     		Addr Size: 3
        |     		Dout Size: 2 (RA)
        |     	Array Depth 8
        |     	Array Width 2
        |     	INIT: 00,00,00,00,00,01,01,11
        |     	Clockless ROM can only mapped into LUT: No explicit ROM instance will be generated
        |     
        |     Rom 'simple_spi_top_L248_1' Analysis:
        |     	Port 0 : 
        |     		Addr Size: 3
        |     		Dout Size: 2 (RA)
        |     	Array Depth 8
        |     	Array Width 2
        |     	INIT: 00,01,01,11,11,11,00,00
        |     	Clockless ROM can only mapped into LUT: No explicit ROM instance will be generated
        |     
        |     Rom 'simple_spi_top_L248_2' Analysis:
        |     	Port 0 : 
        |     		Addr Size: 4
        |     		Dout Size: 5 (RA)
        |     	Array Depth 16
        |     	Array Width 5
        |     	INIT: 00000,00001,00001,00111,01111,00011<...>11111,11111,00000,00000,00000,00000
        |     	Clockless ROM can only mapped into LUT: No explicit ROM instance will be generated
        |   
        |   ----------------------------------------------
        |   - Memory Instances processing                -
        |   ----------------------------------------------
        |     NX_RF and NX_RAM instanciation summary
        |     	Design instanciates 1 NX_RAM blocks
        |     
        |     RAM Generation for spi_peripheral_1|spi_top_1|rfifo|mem
        |     	RAM AUTO mapping into RF elements (default)
        |     Memory spi_peripheral_1|spi_top_1|rfifo|mem
        |     	Will be mapped into NX_RF elements
        |     	Implementing Memory Array: 4 words of 8 bits
        |     		as 1 x 1 lines of 1 blocks of 64 words of 1 x 16 bits
        |     		using 1 NX_RFB elements
WARNING |     Creating pseudo Read Clock (inverted Write Clock) for async port
        |     
        |     RAM Generation for spi_peripheral_1|spi_top_1|wfifo|mem
        |     	RAM AUTO mapping into RF elements (default)
        |     Memory spi_peripheral_1|spi_top_1|wfifo|mem
        |     	Will be mapped into NX_RF elements
        |     	Implementing Memory Array: 4 words of 8 bits
        |     		as 1 x 1 lines of 1 blocks of 64 words of 1 x 16 bits
        |     		using 1 NX_RFB elements
WARNING |     Creating pseudo Read Clock (inverted Write Clock) for async port
        |     
        |     NX_RF and NX_RAM usage summary
        |     	Design uses 2 NX_RF blocks
        |     	Design uses 1 NX_RAM blocks
