{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652952402210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652952402210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 11:26:25 2022 " "Processing started: Thu May 19 11:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652952402210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952402210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard " "Command: quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952402210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652952402793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652952402793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qCounter-behavioural " "Found design unit 1: qCounter-behavioural" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410897 ""} { "Info" "ISGN_ENTITY_NAME" "1 qCounter " "Found entity 1: qCounter" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigghard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigghard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ziggHard-behavioural " "Found design unit 1: ziggHard-behavioural" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410902 ""} { "Info" "ISGN_ENTITY_NAME" "1 ziggHard " "Found entity 1: ziggHard" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHcontrol-behavioural " "Found design unit 1: ZHcontrol-behavioural" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410906 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHcontrol " "Found entity 1: ZHcontrol" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1-bhv " "Found design unit 1: Mux1-bhv" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHdata-behavioural " "Found design unit 1: ZHdata-behavioural" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410914 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHdata " "Found entity 1: ZHdata" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-bhv " "Found design unit 1: mux2-bhv" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410918 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-bhv " "Found design unit 1: mux3-bhv" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410922 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-bhv " "Found design unit 1: mux4-bhv" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410926 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6-bhv " "Found design unit 1: mux6-bhv" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410930 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-bhv " "Found design unit 1: mux5-bhv" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410934 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-bhv " "Found design unit 1: mux7-bhv" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410937 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-bhv " "Found design unit 1: mux8-bhv" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410941 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9-bhv " "Found design unit 1: mux9-bhv" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Found entity 1: mux9" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux10-bhv " "Found design unit 1: mux10-bhv" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Found entity 1: mux10" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux11-bhv " "Found design unit 1: mux11-bhv" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux11 " "Found entity 1: mux11" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux12-bhv " "Found design unit 1: mux12-bhv" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410958 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux13-bhv " "Found design unit 1: mux13-bhv" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410963 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux13 " "Found entity 1: mux13" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux14-bhv " "Found design unit 1: mux14-bhv" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410967 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux14 " "Found entity 1: mux14" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux15-bhv " "Found design unit 1: mux15-bhv" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux15 " "Found entity 1: mux15" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1-behavioural " "Found design unit 1: mult1-behavioural" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410974 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Found entity 1: mult1" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410974 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 mult2.vhd " "Entity \"mult2\" obtained from \"mult2.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1652952410978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-behavioural " "Found design unit 1: mult2-behavioural" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410979 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2 " "Found entity 1: mult2" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp1-behavioural " "Found design unit 1: comp1-behavioural" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410982 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-behavioural " "Found design unit 1: add1-behavioural" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410986 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-behavioural " "Found design unit 1: comp2-behavioural" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410990 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-bhv " "Found design unit 1: mux16-bhv" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410994 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux17-bhv " "Found design unit 1: mux17-bhv" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410998 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux17 " "Found entity 1: mux17" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952410998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952410998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux18-bhv " "Found design unit 1: mux18-bhv" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411002 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Found entity 1: mux18" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux19-bhv " "Found design unit 1: mux19-bhv" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux19 " "Found entity 1: mux19" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux20-bhv " "Found design unit 1: mux20-bhv" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux20 " "Found entity 1: mux20" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-bhv " "Found design unit 1: mux21-bhv" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411013 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux22-bhv " "Found design unit 1: mux22-bhv" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux22 " "Found entity 1: mux22" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux23-bhv " "Found design unit 1: mux23-bhv" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411021 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux23 " "Found entity 1: mux23" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux24-bhv " "Found design unit 1: mux24-bhv" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux24 " "Found entity 1: mux24" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V1-behavioural " "Found design unit 1: V1-behavioural" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411029 ""} { "Info" "ISGN_ENTITY_NAME" "1 V1 " "Found entity 1: V1" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2-behavioural " "Found design unit 1: V2-behavioural" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411033 ""} { "Info" "ISGN_ENTITY_NAME" "1 V2 " "Found entity 1: V2" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V3-behavioural " "Found design unit 1: V3-behavioural" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411037 ""} { "Info" "ISGN_ENTITY_NAME" "1 V3 " "Found entity 1: V3" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V4-behavioural " "Found design unit 1: V4-behavioural" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411041 ""} { "Info" "ISGN_ENTITY_NAME" "1 V4 " "Found entity 1: V4" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411045 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zighardlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zighardlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zighardlut-SYN " "Found design unit 1: zighardlut-SYN" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411049 ""} { "Info" "ISGN_ENTITY_NAME" "1 zighardLUT " "Found entity 1: zighardLUT" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigghard_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigghard_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zigghard_tb-behavior " "Found design unit 1: zigghard_tb-behavior" {  } { { "zigghard_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411053 ""} { "Info" "ISGN_ENTITY_NAME" "1 zigghard_tb " "Found entity 1: zigghard_tb" {  } { { "zigghard_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vxu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vxu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vxu-behavioural " "Found design unit 1: Vxu-behavioural" {  } { { "Vxu.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Vxu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vxu " "Found entity 1: Vxu" {  } { { "Vxu.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Vxu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VD-behavioural " "Found design unit 1: VD-behavioural" {  } { { "VD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/VD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411061 ""} { "Info" "ISGN_ENTITY_NAME" "1 VD " "Found entity 1: VD" {  } { { "VD.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/VD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652952411061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411061 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "xusqin mux22.vhd(15) " "VHDL error at mux22.vhd(15): object \"xusqin\" is used but not declared" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1652952411066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652952411204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 19 11:26:51 2022 " "Processing ended: Thu May 19 11:26:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652952411204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652952411204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652952411204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652952411840 ""}
