Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Dec 15 16:45:07 2020
| Host         : abraracoucix.etis-lab.fr running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z045
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           12 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|              Clock Signal              |                    Enable Signal                    |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                         |                                                     |                                                  |                1 |              1 |
|  Concurrent_loop_for_pixels[0].U1/flag |                                                     |                                                  |                5 |             16 |
|  clk_IBUF_BUFG                         | Concurrent_loop_for_pixels[0].U1/cnt0               | Concurrent_loop_for_pixels[0].U1/cnt[30]_i_1_n_0 |                9 |             31 |
|  clk_IBUF_BUFG                         | Concurrent_loop_for_pixels[0].U1/result[15]_i_1_n_0 | reset_IBUF                                       |               12 |             32 |
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


