<interfaceDefinition version='1.2' language='verilog' kind='module' name='memory_chip'>
    <portList>

      <port name='i_valid' direction='input' type='' kind=''> </port>
      <port name='i_reset' direction='input' type='' kind=''> </port>
      <port name='i_pixel' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='i_clock' direction='input' type='' kind=''> </port>
      <port name='o_valid' direction='output' type='' kind=''> </port>
      <port name='o_mode' direction='output' type='[1:0]' kind='array' packedDimension='[1:0]'> </port>
      <port name='o_column' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_row' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image0_0_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image0_1_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image0_2_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image1_0_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image1_1_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image1_2_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image2_0_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image2_1_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_image2_2_' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>

    </portList>
</interfaceDefinition>
