

================================================================
== Vivado HLS Report for 'operator_double_div11'
================================================================
* Date:           Fri Aug 31 15:43:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   98|   98|   98|   98|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_int_57_div11_fu_68  |int_57_div11  |   86|   86|   86|   86|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     463|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1290|    1327|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|     353|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1643|    1849|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_int_57_div11_fu_68    |int_57_div11          |        0|      0|  246|  453|
    |operator_double_dbkb_U10  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U11  |operator_double_dcud  |        0|      0|  522|  437|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 1290| 1327|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_155_p2          |     +    |      0|  0|  18|           2|          11|
    |xf_V_5_fu_284_p2             |     +    |      0|  0|  64|           3|          57|
    |new_exp_V_fu_164_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_150_p2            |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_fu_178_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_201_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_127_p2               |   icmp   |      0|  0|  13|          10|           1|
    |tmp_1_fu_160_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_fu_213_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_fu_140_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_145_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_111_p2                |   icmp   |      0|  0|  29|          52|          51|
    |sel_tmp2_demorgan_fu_168_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_226_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_232_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_295_p3          |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_218_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_183_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_189_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_206_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_cast_cast_fu_133_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_6_fu_278_p3             |  select  |      0|  0|  57|           1|          57|
    |xf_V_7_fu_263_p3             |  select  |      0|  0|  57|           1|          57|
    |sel_tmp2_fu_172_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_196_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 463|         138|         380|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  13|   0|   13|          0|
    |grp_int_57_div11_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_341                         |   1|   0|    1|          0|
    |new_exp_V_1_reg_318                  |  11|   0|   11|          0|
    |new_mant_V_1_reg_329                 |  52|   0|   52|          0|
    |p_Repl2_1_reg_389                    |  11|   0|   11|          0|
    |p_Repl2_2_reg_313                    |   1|   0|    1|          0|
    |r_V_1_reg_414                        |  57|   0|   57|          0|
    |r_V_reg_409                          |  52|   0|   52|          0|
    |shift_V_1_reg_373                    |  11|   0|   11|          0|
    |shift_V_4_reg_378                    |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_347            |   3|   0|   11|          8|
    |shift_V_reg_368                      |  11|   0|   11|          0|
    |tmp_2_reg_384                        |   1|   0|    1|          0|
    |tmp_3_reg_354                        |   1|   0|    1|          0|
    |tmp_4_reg_362                        |   1|   0|    1|          0|
    |tmp_reg_336                          |   1|   0|    1|          0|
    |xf_V_5_reg_425                       |  57|   0|   57|          0|
    |xf_V_7_reg_419                       |  57|   0|   57|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 353|   0|  361|          8|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div11 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 14 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:1163]   --->   Operation 15 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:1163]   --->   Operation 16 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:1163]   --->   Operation 17 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:1163]   --->   Operation 18 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.74ns)   --->   "%tmp = icmp ult i52 %new_mant_V_1, 1688849860263936" [test.cpp:1169]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:1179]   --->   Operation 20 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_8, 0" [test.cpp:1179]   --->   Operation 21 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 22 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 4, i11 3" [test.cpp:1169]   --->   Operation 22 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:1175]   --->   Operation 23 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:1178]   --->   Operation 24 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [test.cpp:1180]   --->   Operation 25 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [test.cpp:1182]   --->   Operation 26 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 27 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:1171]   --->   Operation 27 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast" [test.cpp:1174]   --->   Operation 28 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:1175]   --->   Operation 29 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:1175]   --->   Operation 30 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:1179]   --->   Operation 31 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [test.cpp:1179]   --->   Operation 32 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2" [test.cpp:1175]   --->   Operation 33 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:1175]   --->   Operation 34 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:1178]   --->   Operation 35 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:1178]   --->   Operation 36 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:1193]   --->   Operation 37 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_2, i11 -1, i11 0" [test.cpp:1193]   --->   Operation 38 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_1" [test.cpp:1193]   --->   Operation 39 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V" [test.cpp:1193]   --->   Operation 40 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i57" [test.cpp:1168]   --->   Operation 41 'zext' 'xf_V' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = zext i11 %shift_V_4 to i57" [test.cpp:1186]   --->   Operation 42 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %shift_V_4 to i52" [test.cpp:1186]   --->   Operation 43 'zext' 'tmp_9_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 44 [7/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 44 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [7/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 45 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 46 [6/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 46 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [6/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 47 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 48 [5/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 48 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [5/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 49 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 50 [4/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 50 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [4/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 51 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 52 [3/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 52 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [3/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 53 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 54 [2/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 54 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [2/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 55 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 56 [1/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:1186]   --->   Operation 56 'lshr' 'r_V' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:1188]   --->   Operation 57 'shl' 'r_V_1' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_cast = zext i52 %r_V to i57" [test.cpp:1186]   --->   Operation 58 'zext' 'r_V_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.69ns)   --->   "%xf_V_7 = select i1 %icmp, i57 %r_V_cast, i57 %r_V_1" [test.cpp:1185]   --->   Operation 59 'select' 'xf_V_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.89>
ST_12 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xf_V_5)   --->   "%p_Result_s = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_7, i32 52, i1 true)" [test.cpp:1190]   --->   Operation 60 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xf_V_5)   --->   "%xf_V_6 = select i1 %tmp_3, i57 %xf_V_7, i57 %p_Result_s" [test.cpp:1175]   --->   Operation 61 'select' 'xf_V_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (1.89ns) (out node of the LUT)   --->   "%xf_V_5 = add i57 5, %xf_V_6" [test.cpp:1191]   --->   Operation 62 'add' 'xf_V_5' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [2/2] (0.00ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div11(i57 %xf_V_5) nounwind" [test.cpp:1148->test.cpp:1192]   --->   Operation 63 'call' 'agg_result_V_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @operator_double_div1) nounwind"   --->   Operation 66 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/2] (1.33ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div11(i57 %xf_V_5) nounwind" [test.cpp:1148->test.cpp:1192]   --->   Operation 67 'call' 'agg_result_V_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i57 %agg_result_V_i to i52" [test.cpp:1192]   --->   Operation 68 'trunc' 'new_mant_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.70ns)   --->   "%p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:1193]   --->   Operation 69 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:1197]   --->   Operation 70 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:1197]   --->   Operation 71 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:1198]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111]
new_exp_V_1       (partselect    ) [ 00110000000000]
new_mant_V_1      (trunc         ) [ 00111111111111]
tmp               (icmp          ) [ 00100000000000]
tmp_8             (partselect    ) [ 00000000000000]
icmp              (icmp          ) [ 00111111111100]
shift_V_cast_cast (select        ) [ 00010000000000]
tmp_3             (icmp          ) [ 00011111111110]
tmp_4             (icmp          ) [ 00010000000000]
shift_V           (sub           ) [ 00010000000000]
shift_V_1         (add           ) [ 00010000000000]
tmp_1             (icmp          ) [ 00000000000000]
new_exp_V         (sub           ) [ 00000000000000]
sel_tmp2_demorgan (or            ) [ 00000000000000]
sel_tmp2          (xor           ) [ 00000000000000]
sel_tmp3          (and           ) [ 00000000000000]
shift_V_2         (select        ) [ 00000000000000]
shift_V_3         (select        ) [ 00000000000000]
sel_tmp6          (xor           ) [ 00000000000000]
sel_tmp7          (and           ) [ 00000000000000]
shift_V_4         (select        ) [ 00001000000000]
tmp_2             (icmp          ) [ 00001111111111]
p_s               (select        ) [ 00000000000000]
tmp_6             (or            ) [ 00000000000000]
p_Repl2_1         (select        ) [ 00001111111111]
xf_V              (zext          ) [ 00000111111000]
tmp_9             (zext          ) [ 00000111111000]
tmp_9_cast        (zext          ) [ 00000111111000]
r_V               (lshr          ) [ 00000000000100]
r_V_1             (shl           ) [ 00000000000100]
r_V_cast          (zext          ) [ 00000000000000]
xf_V_7            (select        ) [ 00000000000010]
p_Result_s        (bitset        ) [ 00000000000000]
xf_V_6            (select        ) [ 00000000000000]
xf_V_5            (add           ) [ 00000000000001]
StgValue_64       (specbitsmap   ) [ 00000000000000]
StgValue_65       (specbitsmap   ) [ 00000000000000]
StgValue_66       (spectopmodule ) [ 00000000000000]
agg_result_V_i    (call          ) [ 00000000000000]
new_mant_V        (trunc         ) [ 00000000000000]
p_Repl2_s         (select        ) [ 00000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000]
out               (bitcast       ) [ 00000000000000]
StgValue_72       (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i57.i57.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_57_div11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="in_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_int_57_div11_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="57" slack="0"/>
<pin id="70" dir="0" index="1" bw="57" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="0" index="6" bw="1" slack="0"/>
<pin id="76" dir="0" index="7" bw="1" slack="0"/>
<pin id="77" dir="1" index="8" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_Val2_s_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_Repl2_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="new_exp_V_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="7" slack="0"/>
<pin id="102" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="new_mant_V_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="52" slack="0"/>
<pin id="113" dir="0" index="1" bw="52" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_8_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shift_V_cast_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="1"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shift_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="1"/>
<pin id="153" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shift_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="1"/>
<pin id="158" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="0" index="1" bw="11" slack="2"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="new_exp_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="2"/>
<pin id="166" dir="0" index="1" bw="4" slack="1"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sel_tmp2_demorgan_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="1" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sel_tmp2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sel_tmp3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="2"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shift_V_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="1"/>
<pin id="186" dir="0" index="2" bw="11" slack="1"/>
<pin id="187" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shift_V_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sel_tmp6_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sel_tmp7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shift_V_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="11" slack="1"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="2"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Repl2_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xf_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="52" slack="3"/>
<pin id="242" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="1"/>
<pin id="245" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_9_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="52" slack="3"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="52" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_V_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="52" slack="1"/>
<pin id="262" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xf_V_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="10"/>
<pin id="265" dir="0" index="1" bw="57" slack="0"/>
<pin id="266" dir="0" index="2" bw="57" slack="1"/>
<pin id="267" dir="1" index="3" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="57" slack="0"/>
<pin id="271" dir="0" index="1" bw="57" slack="1"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xf_V_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="10"/>
<pin id="280" dir="0" index="1" bw="57" slack="1"/>
<pin id="281" dir="0" index="2" bw="57" slack="0"/>
<pin id="282" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_6/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xf_V_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="57" slack="0"/>
<pin id="287" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_5/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="new_mant_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="57" slack="0"/>
<pin id="293" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Repl2_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="10"/>
<pin id="297" dir="0" index="1" bw="52" slack="12"/>
<pin id="298" dir="0" index="2" bw="52" slack="0"/>
<pin id="299" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="12"/>
<pin id="304" dir="0" index="2" bw="11" slack="10"/>
<pin id="305" dir="0" index="3" bw="52" slack="0"/>
<pin id="306" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="out_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/13 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_Repl2_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="12"/>
<pin id="315" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="new_exp_V_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="new_mant_V_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="52" slack="3"/>
<pin id="331" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="347" class="1005" name="shift_V_cast_cast_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_4_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="368" class="1005" name="shift_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="shift_V_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="shift_V_4_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="1"/>
<pin id="380" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="10"/>
<pin id="386" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_Repl2_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="10"/>
<pin id="391" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="xf_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="57" slack="1"/>
<pin id="396" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="57" slack="1"/>
<pin id="401" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_9_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="52" slack="1"/>
<pin id="406" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="r_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="52" slack="1"/>
<pin id="411" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="414" class="1005" name="r_V_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="57" slack="1"/>
<pin id="416" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="xf_V_7_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="57" slack="1"/>
<pin id="421" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="425" class="1005" name="xf_V_5_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="57" slack="1"/>
<pin id="427" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="85" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="85" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="85" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="176"><net_src comp="168" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="189" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="160" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="218" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="164" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="240" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="243" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="269" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="294"><net_src comp="68" pin="8"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="301" pin=3"/></net>

<net id="312"><net_src comp="301" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="89" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="321"><net_src comp="97" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="332"><net_src comp="107" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="339"><net_src comp="111" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="344"><net_src comp="127" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="350"><net_src comp="133" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="357"><net_src comp="140" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="365"><net_src comp="145" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="371"><net_src comp="150" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="376"><net_src comp="155" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="381"><net_src comp="206" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="387"><net_src comp="213" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="392"><net_src comp="232" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="397"><net_src comp="240" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="402"><net_src comp="243" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="407"><net_src comp="246" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="412"><net_src comp="249" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="417"><net_src comp="254" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="422"><net_src comp="263" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="428"><net_src comp="284" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div11 : in_r | {1 }
	Port: operator_double_div11 : r0 | {12 13 }
	Port: operator_double_div11 : r1 | {12 13 }
	Port: operator_double_div11 : r2 | {12 13 }
	Port: operator_double_div11 : r3 | {12 13 }
	Port: operator_double_div11 : q0 | {12 13 }
	Port: operator_double_div11 : q1 | {12 13 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 2
		tmp_8 : 1
		icmp : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_6 : 1
		p_Repl2_1 : 1
	State 4
		r_V : 1
		r_V_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		xf_V_7 : 1
	State 12
		xf_V_6 : 1
		xf_V_5 : 2
		agg_result_V_i : 3
	State 13
		new_mant_V : 1
		p_Repl2_s : 2
		p_Result_1 : 3
		out : 4
		StgValue_72 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        grp_fu_249        |    0    |   522   |   437   |
|----------|--------------------------|---------|---------|---------|
|    shl   |        grp_fu_254        |    0    |   522   |   437   |
|----------|--------------------------|---------|---------|---------|
|   call   |  grp_int_57_div11_fu_68  | 9.55925 |   153   |   200   |
|----------|--------------------------|---------|---------|---------|
|          | shift_V_cast_cast_fu_133 |    0    |    0    |    11   |
|          |     shift_V_2_fu_183     |    0    |    0    |    11   |
|          |     shift_V_3_fu_189     |    0    |    0    |    11   |
|          |     shift_V_4_fu_206     |    0    |    0    |    11   |
|  select  |        p_s_fu_218        |    0    |    0    |    11   |
|          |     p_Repl2_1_fu_232     |    0    |    0    |    11   |
|          |       xf_V_7_fu_263      |    0    |    0    |    57   |
|          |       xf_V_6_fu_278      |    0    |    0    |    57   |
|          |     p_Repl2_s_fu_295     |    0    |    0    |    52   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_111        |    0    |    0    |    29   |
|          |        icmp_fu_127       |    0    |    0    |    13   |
|   icmp   |       tmp_3_fu_140       |    0    |    0    |    13   |
|          |       tmp_4_fu_145       |    0    |    0    |    13   |
|          |       tmp_1_fu_160       |    0    |    0    |    13   |
|          |       tmp_2_fu_213       |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    add   |     shift_V_1_fu_155     |    0    |    0    |    18   |
|          |       xf_V_5_fu_284      |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|    sub   |      shift_V_fu_150      |    0    |    0    |    18   |
|          |     new_exp_V_fu_164     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    or    | sel_tmp2_demorgan_fu_168 |    0    |    0    |    6    |
|          |       tmp_6_fu_226       |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_172     |    0    |    0    |    6    |
|          |      sel_tmp6_fu_196     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_178     |    0    |    0    |    6    |
|          |      sel_tmp7_fu_201     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_62    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_89     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|     new_exp_V_1_fu_97    |    0    |    0    |    0    |
|          |       tmp_8_fu_117       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    new_mant_V_1_fu_107   |    0    |    0    |    0    |
|          |     new_mant_V_fu_291    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        xf_V_fu_240       |    0    |    0    |    0    |
|   zext   |       tmp_9_fu_243       |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_246    |    0    |    0    |    0    |
|          |      r_V_cast_fu_260     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_269    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_1_fu_301    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          | 9.55925 |   1197  |   1554  |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
| r3 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       icmp_reg_341      |    1   |
|   new_exp_V_1_reg_318   |   11   |
|   new_mant_V_1_reg_329  |   52   |
|    p_Repl2_1_reg_389    |   11   |
|    p_Repl2_2_reg_313    |    1   |
|      r_V_1_reg_414      |   57   |
|       r_V_reg_409       |   52   |
|    shift_V_1_reg_373    |   11   |
|    shift_V_4_reg_378    |   11   |
|shift_V_cast_cast_reg_347|   11   |
|     shift_V_reg_368     |   11   |
|      tmp_2_reg_384      |    1   |
|      tmp_3_reg_354      |    1   |
|      tmp_4_reg_362      |    1   |
|    tmp_9_cast_reg_404   |   52   |
|      tmp_9_reg_399      |   57   |
|       tmp_reg_336       |    1   |
|      xf_V_5_reg_425     |   57   |
|      xf_V_7_reg_419     |   57   |
|       xf_V_reg_394      |   57   |
+-------------------------+--------+
|          Total          |   513  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_int_57_div11_fu_68 |  p1  |   2  |  57  |   114  ||    9    |
|       grp_fu_249       |  p1  |   2  |  11  |   22   ||    9    |
|       grp_fu_254       |  p0  |   2  |  52  |   104  ||    9    |
|       grp_fu_254       |  p1  |   2  |  11  |   22   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   262  ||  4.244  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    9   |  1197  |  1554  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   13   |  1716  |  1596  |
+-----------+--------+--------+--------+--------+
