strict digraph "compose( ,  )" {
	node [label="\N"];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6c016ae90>",
		fillcolor=turquoise,
		label="34:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bfd58cd0>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"43:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bfd58f10>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bfd58fd0>",
		fillcolor=turquoise,
		label="44:BL
next_state <= SB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bfd58ad0>]",
		style=filled,
		typ=Block];
	"43:IF" -> "44:BL"	[cond="['b']",
		label="(b == 1'b1)",
		lineno=43];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6c00e6550>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6c016ad90>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6c00fdd10>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6c00fdc50>",
		fillcolor=firebrick,
		label="25:NS
cur_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6c00fdc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "25:NS"	[cond="['reset']",
		label="(~reset)",
		lineno=24];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6c00fd4d0>",
		fillcolor=turquoise,
		label="27:BL
cur_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6c00e6ad0>]",
		style=filled,
		typ=Block];
	"24:IF" -> "27:BL"	[cond="['reset']",
		label="!((~reset))",
		lineno=24];
	"39:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bfd58890>",
		fillcolor=springgreen,
		label="39:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:IF" -> "43:IF"	[cond="['a']",
		label="!((a == 1'b1))",
		lineno=39];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bfd58dd0>",
		fillcolor=turquoise,
		label="40:BL
next_state <= SA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bfd58990>]",
		style=filled,
		typ=Block];
	"39:IF" -> "40:BL"	[cond="['a']",
		label="(a == 1'b1)",
		lineno=39];
	"35:IF" -> "39:IF"	[cond="['a', 'b']",
		label="!(((a == 1'b1) && (b == 1'b1)))",
		lineno=35];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6c0106150>",
		fillcolor=turquoise,
		label="36:BL
next_state <= SAB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bfd583d0>]",
		style=filled,
		typ=Block];
	"35:IF" -> "36:BL"	[cond="['a', 'b']",
		label="((a == 1'b1) && (b == 1'b1))",
		lineno=35];
	"Leaf_31:AL"	[def_var="['next_state']",
		label="Leaf_31:AL"];
	"40:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff6c00f1390>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_31:AL" -> "22:AL";
	"Leaf_22:AL"	[def_var="['cur_state']",
		label="Leaf_22:AL"];
	"25:NS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"31:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff6c0501610>",
		clk_sens=False,
		fillcolor=gold,
		label="31:AL",
		sens="['cur_state', 'a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'IDLE', 'b', 'SA']"];
	"Leaf_22:AL" -> "31:AL";
	"21:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7ff6c008ee90>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="21:AS
z = (cur_state == SAB)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cur_state']"];
	"Leaf_22:AL" -> "21:AS";
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6c00f1650>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"22:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"44:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"50:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bfd58710>",
		fillcolor=springgreen,
		label="50:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"51:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bfd58ed0>",
		fillcolor=turquoise,
		label="51:BL
next_state <= SAB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bfd582d0>]",
		style=filled,
		typ=Block];
	"50:IF" -> "51:BL"	[cond="['b']",
		label="(b == 1'b1)",
		lineno=50];
	"33:IF" -> "34:BL"	[cond="['cur_state', 'IDLE']",
		label="(cur_state == IDLE)",
		lineno=33];
	"48:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bfd58590>",
		fillcolor=springgreen,
		label="48:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "48:IF"	[cond="['cur_state', 'IDLE']",
		label="!((cur_state == IDLE))",
		lineno=33];
	"27:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"31:AL" -> "32:BL"	[cond="[]",
		lineno=None];
	"49:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bfd58950>",
		fillcolor=turquoise,
		label="49:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"48:IF" -> "49:BL"	[cond="['cur_state', 'SA']",
		label="(cur_state == SA)",
		lineno=48];
	"49:BL" -> "50:IF"	[cond="[]",
		lineno=None];
	"36:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"51:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
}
