/******************************************************************
 * COPYRIGHT (c) 2000 Denali Software, Inc.  All rights reserved. *
 * -------------------------------------------------------------- *
 * This code is proprietary and confidential information of       *
 * Denali Software. It may not be reproduced, used or transmitted *
 * in any form whatsoever without the express and written         *
 * permission of Denali Software.                                 *
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior, and may be in
 * violation of the Denali Support Agreement.
 *****************************************************************/
 /* REL: pinecone.beijing-Abies_DDR__2015-01-21 */

#define ADDITIVE_LAT_F0_ADDR           29                   
#define ADDITIVE_LAT_F0_OFFSET         16                   
#define ADDITIVE_LAT_F0_WIDTH          5                    
#define ADDITIVE_LAT_F1_ADDR           30                   
#define ADDITIVE_LAT_F1_OFFSET         8                    
#define ADDITIVE_LAT_F1_WIDTH          5                    
#define ADDITIVE_LAT_F2_ADDR           31                   
#define ADDITIVE_LAT_F2_OFFSET         0                    
#define ADDITIVE_LAT_F2_WIDTH          5                    
#define ADDITIVE_LAT_F3_ADDR           31                   
#define ADDITIVE_LAT_F3_OFFSET         24                   
#define ADDITIVE_LAT_F3_WIDTH          5                    
#define ADDRESS_MIRRORING_ADDR         54                   
#define ADDRESS_MIRRORING_OFFSET       16                   
#define ADDRESS_MIRRORING_WIDTH        2                    
#define ADDR_CMP_EN_ADDR               143                  
#define ADDR_CMP_EN_OFFSET             0                    
#define ADDR_CMP_EN_WIDTH              1                    
#define ADDR_COLLISION_MPM_DIS_ADDR    143                  
#define ADDR_COLLISION_MPM_DIS_OFFSET  8                    
#define ADDR_COLLISION_MPM_DIS_WIDTH   1                    
#define ADDR_SPACE_ADDR                125                  
#define ADDR_SPACE_OFFSET              16                   
#define ADDR_SPACE_WIDTH               6                    
#define AGE_COUNT_ADDR                 142                  
#define AGE_COUNT_OFFSET               16                   
#define AGE_COUNT_WIDTH                8                    
#define AP_ADDR                        51                   
#define AP_OFFSET                      8                    
#define AP_WIDTH                       1                    
#define APREBIT_ADDR                   142                  
#define APREBIT_OFFSET                 8                    
#define APREBIT_WIDTH                  4                    
#define ARB_CMD_Q_THRESHOLD_ADDR       207                  
#define ARB_CMD_Q_THRESHOLD_OFFSET     0                    
#define ARB_CMD_Q_THRESHOLD_WIDTH      4                    
#define AREFRESH_ADDR                  54                   
#define AREFRESH_OFFSET                24                   
#define AREFRESH_WIDTH                 1                    
#define ASYNC_CDC_STAGES_ADDR          2                    
#define ASYNC_CDC_STAGES_OFFSET        24                   
#define ASYNC_CDC_STAGES_WIDTH         8                    
#define AUTO_REFRESH_MODE_ADDR         55                   
#define AUTO_REFRESH_MODE_OFFSET       0                    
#define AUTO_REFRESH_MODE_WIDTH        1                    
#define AUTO_TEMPCHK_VAL_0_ADDR        102                  
#define AUTO_TEMPCHK_VAL_0_OFFSET      8                    
#define AUTO_TEMPCHK_VAL_0_WIDTH       16                   
#define AUTO_TEMPCHK_VAL_1_ADDR        103                  
#define AUTO_TEMPCHK_VAL_1_OFFSET      0                    
#define AUTO_TEMPCHK_VAL_1_WIDTH       16                   
#define AXI0_BDW_ADDR                  207                  
#define AXI0_BDW_OFFSET                8                    
#define AXI0_BDW_WIDTH                 7                    
#define AXI0_BDW_OVFLOW_ADDR           207                  
#define AXI0_BDW_OVFLOW_OFFSET         16                   
#define AXI0_BDW_OVFLOW_WIDTH          1                    
#define AXI0_CMDFIFO_LOG2_DEPTH_ADDR   3                    
#define AXI0_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI0_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI0_CURRENT_BDW_ADDR          207                  
#define AXI0_CURRENT_BDW_OFFSET        24                   
#define AXI0_CURRENT_BDW_WIDTH         7                    
#define AXI0_FIFO_TYPE_REG_ADDR        202                  
#define AXI0_FIFO_TYPE_REG_OFFSET      24                   
#define AXI0_FIFO_TYPE_REG_WIDTH       2                    
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_ADDR 202                  
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_OFFSET 0                    
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI0_RDFIFO_LOG2_DEPTH_ADDR    3                    
#define AXI0_RDFIFO_LOG2_DEPTH_OFFSET  8                    
#define AXI0_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI0_R_PRIORITY_ADDR           202                  
#define AXI0_R_PRIORITY_OFFSET         8                    
#define AXI0_R_PRIORITY_WIDTH          4                    
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_ADDR 3                    
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 4                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI0_WR_ARRAY_LOG2_DEPTH_ADDR  3                    
#define AXI0_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI0_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI0_W_PRIORITY_ADDR           202                  
#define AXI0_W_PRIORITY_OFFSET         16                   
#define AXI0_W_PRIORITY_WIDTH          4                    
#define AXI1_BDW_ADDR                  208                  
#define AXI1_BDW_OFFSET                0                    
#define AXI1_BDW_WIDTH                 7                    
#define AXI1_BDW_OVFLOW_ADDR           208                  
#define AXI1_BDW_OVFLOW_OFFSET         8                    
#define AXI1_BDW_OVFLOW_WIDTH          1                    
#define AXI1_CMDFIFO_LOG2_DEPTH_ADDR   4                    
#define AXI1_CMDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI1_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI1_CURRENT_BDW_ADDR          208                  
#define AXI1_CURRENT_BDW_OFFSET        16                   
#define AXI1_CURRENT_BDW_WIDTH         7                    
#define AXI1_FIFO_TYPE_REG_ADDR        203                  
#define AXI1_FIFO_TYPE_REG_OFFSET      24                   
#define AXI1_FIFO_TYPE_REG_WIDTH       2                    
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_ADDR 203                  
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_OFFSET 0                    
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI1_RDFIFO_LOG2_DEPTH_ADDR    4                    
#define AXI1_RDFIFO_LOG2_DEPTH_OFFSET  16                   
#define AXI1_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI1_R_PRIORITY_ADDR           203                  
#define AXI1_R_PRIORITY_OFFSET         8                    
#define AXI1_R_PRIORITY_WIDTH          4                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_ADDR 5                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 5                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI1_WR_ARRAY_LOG2_DEPTH_ADDR  4                    
#define AXI1_WR_ARRAY_LOG2_DEPTH_OFFSET 24                   
#define AXI1_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI1_W_PRIORITY_ADDR           203                  
#define AXI1_W_PRIORITY_OFFSET         16                   
#define AXI1_W_PRIORITY_WIDTH          4                    
#define AXI2_BDW_ADDR                  208                  
#define AXI2_BDW_OFFSET                24                   
#define AXI2_BDW_WIDTH                 7                    
#define AXI2_BDW_OVFLOW_ADDR           209                  
#define AXI2_BDW_OVFLOW_OFFSET         0                    
#define AXI2_BDW_OVFLOW_WIDTH          1                    
#define AXI2_CMDFIFO_LOG2_DEPTH_ADDR   5                    
#define AXI2_CMDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI2_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI2_CURRENT_BDW_ADDR          209                  
#define AXI2_CURRENT_BDW_OFFSET        8                    
#define AXI2_CURRENT_BDW_WIDTH         7                    
#define AXI2_FIFO_TYPE_REG_ADDR        204                  
#define AXI2_FIFO_TYPE_REG_OFFSET      24                   
#define AXI2_FIFO_TYPE_REG_WIDTH       2                    
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_ADDR 204                  
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_OFFSET 0                    
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI2_RDFIFO_LOG2_DEPTH_ADDR    5                    
#define AXI2_RDFIFO_LOG2_DEPTH_OFFSET  24                   
#define AXI2_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI2_R_PRIORITY_ADDR           204                  
#define AXI2_R_PRIORITY_OFFSET         8                    
#define AXI2_R_PRIORITY_WIDTH          4                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_ADDR 6                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 6                    
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_ADDR  6                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_OFFSET 0                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI2_W_PRIORITY_ADDR           204                  
#define AXI2_W_PRIORITY_OFFSET         16                   
#define AXI2_W_PRIORITY_WIDTH          4                    
#define AXI3_BDW_ADDR                  209                  
#define AXI3_BDW_OFFSET                16                   
#define AXI3_BDW_WIDTH                 7                    
#define AXI3_BDW_OVFLOW_ADDR           209                  
#define AXI3_BDW_OVFLOW_OFFSET         24                   
#define AXI3_BDW_OVFLOW_WIDTH          1                    
#define AXI3_CMDFIFO_LOG2_DEPTH_ADDR   6                    
#define AXI3_CMDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI3_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI3_CURRENT_BDW_ADDR          210                  
#define AXI3_CURRENT_BDW_OFFSET        0                    
#define AXI3_CURRENT_BDW_WIDTH         7                    
#define AXI3_FIFO_TYPE_REG_ADDR        205                  
#define AXI3_FIFO_TYPE_REG_OFFSET      24                   
#define AXI3_FIFO_TYPE_REG_WIDTH       2                    
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_ADDR 205                  
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_OFFSET 0                    
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI3_RDFIFO_LOG2_DEPTH_ADDR    7                    
#define AXI3_RDFIFO_LOG2_DEPTH_OFFSET  0                    
#define AXI3_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI3_R_PRIORITY_ADDR           205                  
#define AXI3_R_PRIORITY_OFFSET         8                    
#define AXI3_R_PRIORITY_WIDTH          4                    
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_ADDR 7                    
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 7                    
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_ADDR  7                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_OFFSET 8                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI3_W_PRIORITY_ADDR           205                  
#define AXI3_W_PRIORITY_OFFSET         16                   
#define AXI3_W_PRIORITY_WIDTH          4                    
#define AXI4_BDW_ADDR                  210                  
#define AXI4_BDW_OFFSET                8                    
#define AXI4_BDW_WIDTH                 7                    
#define AXI4_BDW_OVFLOW_ADDR           210                  
#define AXI4_BDW_OVFLOW_OFFSET         16                   
#define AXI4_BDW_OVFLOW_WIDTH          1                    
#define AXI4_CMDFIFO_LOG2_DEPTH_ADDR   8                    
#define AXI4_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI4_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI4_CURRENT_BDW_ADDR          210                  
#define AXI4_CURRENT_BDW_OFFSET        24                   
#define AXI4_CURRENT_BDW_WIDTH         7                    
#define AXI4_FIFO_TYPE_REG_ADDR        206                  
#define AXI4_FIFO_TYPE_REG_OFFSET      24                   
#define AXI4_FIFO_TYPE_REG_WIDTH       2                    
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_ADDR 206                  
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_OFFSET 0                    
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI4_RDFIFO_LOG2_DEPTH_ADDR    8                    
#define AXI4_RDFIFO_LOG2_DEPTH_OFFSET  8                    
#define AXI4_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI4_R_PRIORITY_ADDR           206                  
#define AXI4_R_PRIORITY_OFFSET         8                    
#define AXI4_R_PRIORITY_WIDTH          4                    
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_ADDR 8                    
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 9                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI4_WR_ARRAY_LOG2_DEPTH_ADDR  8                    
#define AXI4_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI4_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI4_W_PRIORITY_ADDR           206                  
#define AXI4_W_PRIORITY_OFFSET         16                   
#define AXI4_W_PRIORITY_WIDTH          4                    
#define BANK_ADDR_INTLV_EN_ADDR        142                  
#define BANK_ADDR_INTLV_EN_OFFSET      0                    
#define BANK_ADDR_INTLV_EN_WIDTH       1                    
#define BANK_DIFF_ADDR                 141                  
#define BANK_DIFF_OFFSET               0                    
#define BANK_DIFF_WIDTH                2                    
#define BANK_SPLIT_EN_ADDR             143                  
#define BANK_SPLIT_EN_OFFSET           16                   
#define BANK_SPLIT_EN_WIDTH            1                    
#define BANK_START_BIT_ADDR            141                  
#define BANK_START_BIT_OFFSET          24                   
#define BANK_START_BIT_WIDTH           5                    
#define BIST_ADDR_CHECK_ADDR           126                  
#define BIST_ADDR_CHECK_OFFSET         0                    
#define BIST_ADDR_CHECK_WIDTH          1                    
#define BIST_DATA_CHECK_ADDR           125                  
#define BIST_DATA_CHECK_OFFSET         24                   
#define BIST_DATA_CHECK_WIDTH          1                    
#define BIST_DATA_MASK_ADDR            128                  
#define BIST_DATA_MASK_OFFSET          0                    
#define BIST_DATA_MASK_WIDTH           64                   
#define BIST_EXP_DATA_ADDR             157                  
#define BIST_EXP_DATA_OFFSET           0                    
#define BIST_EXP_DATA_WIDTH            128                  
#define BIST_FAIL_ADDR_ADDR            165                  
#define BIST_FAIL_ADDR_OFFSET          0                    
#define BIST_FAIL_ADDR_WIDTH           32                   
#define BIST_FAIL_DATA_ADDR            161                  
#define BIST_FAIL_DATA_OFFSET          0                    
#define BIST_FAIL_DATA_WIDTH           128                  
#define BIST_GO_ADDR                   125                  
#define BIST_GO_OFFSET                 0                    
#define BIST_GO_WIDTH                  1                    
#define BIST_RESULT_ADDR               125                  
#define BIST_RESULT_OFFSET             8                    
#define BIST_RESULT_WIDTH              2                    
#define BIST_START_ADDRESS_ADDR        127                  
#define BIST_START_ADDRESS_OFFSET      0                    
#define BIST_START_ADDRESS_WIDTH       32                   
#define BSTLEN_ADDR                    53                   
#define BSTLEN_OFFSET                  0                    
#define BSTLEN_WIDTH                   3                    
#define BURST_ON_FLY_BIT_ADDR          146                  
#define BURST_ON_FLY_BIT_OFFSET        24                   
#define BURST_ON_FLY_BIT_WIDTH         4                    
#define CALVL_AREF_EN_ADDR             201                  
#define CALVL_AREF_EN_OFFSET           8                    
#define CALVL_AREF_EN_WIDTH            1                    
#define CALVL_BG_PAT_0_ADDR            193                  
#define CALVL_BG_PAT_0_OFFSET          0                    
#define CALVL_BG_PAT_0_WIDTH           20                   
#define CALVL_BG_PAT_1_ADDR            195                  
#define CALVL_BG_PAT_1_OFFSET          0                    
#define CALVL_BG_PAT_1_WIDTH           20                   
#define CALVL_BG_PAT_2_ADDR            197                  
#define CALVL_BG_PAT_2_OFFSET          0                    
#define CALVL_BG_PAT_2_WIDTH           20                   
#define CALVL_BG_PAT_3_ADDR            199                  
#define CALVL_BG_PAT_3_OFFSET          0                    
#define CALVL_BG_PAT_3_WIDTH           20                   
#define CALVL_CS_ADDR                  192                  
#define CALVL_CS_OFFSET                0                    
#define CALVL_CS_WIDTH                 1                    
#define CALVL_CS_MAP_ADDR              201                  
#define CALVL_CS_MAP_OFFSET            24                   
#define CALVL_CS_MAP_WIDTH             2                    
#define CALVL_EN_ADDR                  251                  
#define CALVL_EN_OFFSET                8                    
#define CALVL_EN_WIDTH                 1                    
#define CALVL_ERROR_STATUS_ADDR        251                  
#define CALVL_ERROR_STATUS_OFFSET      16                   
#define CALVL_ERROR_STATUS_WIDTH       2                    
#define CALVL_INTERVAL_ADDR            252                  
#define CALVL_INTERVAL_OFFSET          0                    
#define CALVL_INTERVAL_WIDTH           16                   
#define CALVL_ON_SREF_EXIT_ADDR        201                  
#define CALVL_ON_SREF_EXIT_OFFSET      0                    
#define CALVL_ON_SREF_EXIT_WIDTH       1                    
#define CALVL_PAT_0_ADDR               192                  
#define CALVL_PAT_0_OFFSET             8                    
#define CALVL_PAT_0_WIDTH              20                   
#define CALVL_PAT_1_ADDR               194                  
#define CALVL_PAT_1_OFFSET             0                    
#define CALVL_PAT_1_WIDTH              20                   
#define CALVL_PAT_2_ADDR               196                  
#define CALVL_PAT_2_OFFSET             0                    
#define CALVL_PAT_2_WIDTH              20                   
#define CALVL_PAT_3_ADDR               198                  
#define CALVL_PAT_3_OFFSET             0                    
#define CALVL_PAT_3_WIDTH              20                   
#define CALVL_PERIODIC_ADDR            200                  
#define CALVL_PERIODIC_OFFSET          24                   
#define CALVL_PERIODIC_WIDTH           1                    
#define CALVL_REQ_ADDR                 191                  
#define CALVL_REQ_OFFSET               24                   
#define CALVL_REQ_WIDTH                1                    
#define CALVL_RESP_MASK_ADDR           251                  
#define CALVL_RESP_MASK_OFFSET         0                    
#define CALVL_RESP_MASK_WIDTH          1                    
#define CALVL_ROTATE_ADDR              201                  
#define CALVL_ROTATE_OFFSET            16                   
#define CALVL_ROTATE_WIDTH             1                    
#define CALVL_SEQ_EN_ADDR              200                  
#define CALVL_SEQ_EN_OFFSET            8                    
#define CALVL_SEQ_EN_WIDTH             2                    
#define CASLAT_LIN_F0_ADDR             29                   
#define CASLAT_LIN_F0_OFFSET           0                    
#define CASLAT_LIN_F0_WIDTH            6                    
#define CASLAT_LIN_F1_ADDR             29                   
#define CASLAT_LIN_F1_OFFSET           24                   
#define CASLAT_LIN_F1_WIDTH            6                    
#define CASLAT_LIN_F2_ADDR             30                   
#define CASLAT_LIN_F2_OFFSET           16                   
#define CASLAT_LIN_F2_WIDTH            6                    
#define CASLAT_LIN_F3_ADDR             31                   
#define CASLAT_LIN_F3_OFFSET           8                    
#define CASLAT_LIN_F3_WIDTH            6                    
#define CA_WIDE_CS_ENABLE_ADDR         200                  
#define CA_WIDE_CS_ENABLE_OFFSET       0                    
#define CA_WIDE_CS_ENABLE_WIDTH        4                    
#define CKE_DELAY_ADDR                 69                   
#define CKE_DELAY_OFFSET               24                   
#define CKE_DELAY_WIDTH                3                    
#define CKE_INACTIVE_ADDR              26                   
#define CKE_INACTIVE_OFFSET            0                    
#define CKE_INACTIVE_WIDTH             32                   
#define CKE_STATUS_ADDR                211                  
#define CKE_STATUS_OFFSET              0                    
#define CKE_STATUS_WIDTH               2                    
#define CKSRE_F0_ADDR                  70                   
#define CKSRE_F0_OFFSET                8                    
#define CKSRE_F0_WIDTH                 8                    
#define CKSRE_F1_ADDR                  70                   
#define CKSRE_F1_OFFSET                24                   
#define CKSRE_F1_WIDTH                 8                    
#define CKSRE_F2_ADDR                  71                   
#define CKSRE_F2_OFFSET                8                    
#define CKSRE_F2_WIDTH                 8                    
#define CKSRE_F3_ADDR                  71                   
#define CKSRE_F3_OFFSET                24                   
#define CKSRE_F3_WIDTH                 8                    
#define CKSRX_F0_ADDR                  70                   
#define CKSRX_F0_OFFSET                16                   
#define CKSRX_F0_WIDTH                 8                    
#define CKSRX_F1_ADDR                  71                   
#define CKSRX_F1_OFFSET                0                    
#define CKSRX_F1_WIDTH                 8                    
#define CKSRX_F2_ADDR                  71                   
#define CKSRX_F2_OFFSET                16                   
#define CKSRX_F2_WIDTH                 8                    
#define CKSRX_F3_ADDR                  72                   
#define CKSRX_F3_OFFSET                0                    
#define CKSRX_F3_WIDTH                 8                    
#define COL_DIFF_ADDR                  141                  
#define COL_DIFF_OFFSET                16                   
#define COL_DIFF_WIDTH                 4                    
#define COMMAND_AGE_COUNT_ADDR         142                  
#define COMMAND_AGE_COUNT_OFFSET       24                   
#define COMMAND_AGE_COUNT_WIDTH        8                    
#define CONCURRENTAP_ADDR              51                   
#define CONCURRENTAP_OFFSET            16                   
#define CONCURRENTAP_WIDTH             1                    
#define CONTROLLER_BUSY_ADDR           148                  
#define CONTROLLER_BUSY_OFFSET         16                   
#define CONTROLLER_BUSY_WIDTH          1                    
#define CS0_IDLE_ADDR                  83                   
#define CS0_IDLE_OFFSET                24                   
#define CS0_IDLE_WIDTH                 1                    
#define CS1_IDLE_ADDR                  84                   
#define CS1_IDLE_OFFSET                0                    
#define CS1_IDLE_WIDTH                 1                    
#define CS_MAP_ADDR                    146                  
#define CS_MAP_OFFSET                  16                   
#define CS_MAP_WIDTH                   2                    
#define CS_SAME_EN_ADDR                144                  
#define CS_SAME_EN_OFFSET              24                   
#define CS_SAME_EN_WIDTH               1                    
#define CTRLUPD_REQ_ADDR               148                  
#define CTRLUPD_REQ_OFFSET             24                   
#define CTRLUPD_REQ_WIDTH              1                    
#define CTRLUPD_REQ_PER_AREF_EN_ADDR   149                  
#define CTRLUPD_REQ_PER_AREF_EN_OFFSET 0                    
#define CTRLUPD_REQ_PER_AREF_EN_WIDTH  1                    
#define CURRENT_REG_COPY_ADDR          92                   
#define CURRENT_REG_COPY_OFFSET        16                   
#define CURRENT_REG_COPY_WIDTH         2                    
#define DFI_ERROR_ADDR                 149                  
#define DFI_ERROR_OFFSET               8                    
#define DFI_ERROR_WIDTH                5                    
#define DFI_ERROR_INFO_ADDR            150                  
#define DFI_ERROR_INFO_OFFSET          0                    
#define DFI_ERROR_INFO_WIDTH           20                   
#define DFI_PHY_CALVL_MODE_ADDR        200                  
#define DFI_PHY_CALVL_MODE_OFFSET      16                   
#define DFI_PHY_CALVL_MODE_WIDTH       1                    
#define DFI_PHY_RDLVL_GATE_MODE_ADDR   189                  
#define DFI_PHY_RDLVL_GATE_MODE_OFFSET 0                    
#define DFI_PHY_RDLVL_GATE_MODE_WIDTH  1                    
#define DFI_PHY_RDLVL_MODE_ADDR        188                  
#define DFI_PHY_RDLVL_MODE_OFFSET      24                   
#define DFI_PHY_RDLVL_MODE_WIDTH       1                    
#define DFI_PHY_WRLVL_MODE_ADDR        185                  
#define DFI_PHY_WRLVL_MODE_OFFSET      16                   
#define DFI_PHY_WRLVL_MODE_WIDTH       1                    
#define DFS_PHY_REG_WRITE_ADDR_ADDR    93                   
#define DFS_PHY_REG_WRITE_ADDR_OFFSET  0                    
#define DFS_PHY_REG_WRITE_ADDR_WIDTH   32                   
#define DFS_PHY_REG_WRITE_EN_ADDR      92                   
#define DFS_PHY_REG_WRITE_EN_OFFSET    24                   
#define DFS_PHY_REG_WRITE_EN_WIDTH     1                    
#define DFS_PHY_REG_WRITE_MASK_ADDR    98                   
#define DFS_PHY_REG_WRITE_MASK_OFFSET  0                    
#define DFS_PHY_REG_WRITE_MASK_WIDTH   4                    
#define DISABLE_RD_INTERLEAVE_ADDR     146                  
#define DISABLE_RD_INTERLEAVE_OFFSET   0                    
#define DISABLE_RD_INTERLEAVE_WIDTH    1                    
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_ADDR 145                  
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_OFFSET 8                    
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_WIDTH 2                    
#define DLL_RST_ADJ_DLY_ADDR           212                  
#define DLL_RST_ADJ_DLY_OFFSET         0                    
#define DLL_RST_ADJ_DLY_WIDTH          8                    
#define DLL_RST_DELAY_ADDR             211                  
#define DLL_RST_DELAY_OFFSET           16                   
#define DLL_RST_DELAY_WIDTH            16                   
#define DRAM_CLASS_ADDR                0                    
#define DRAM_CLASS_OFFSET              8                    
#define DRAM_CLASS_WIDTH               4                    
#define DRAM_CLK_DISABLE_ADDR          214                  
#define DRAM_CLK_DISABLE_OFFSET        0                    
#define DRAM_CLK_DISABLE_WIDTH         2                    
#define ENABLE_QUICK_SREFRESH_ADDR     69                   
#define ENABLE_QUICK_SREFRESH_OFFSET   16                   
#define ENABLE_QUICK_SREFRESH_WIDTH    1                    
#define EN_1T_TIMING_ADDR              254                  
#define EN_1T_TIMING_OFFSET            24                   
#define EN_1T_TIMING_WIDTH             1                    
#define EN_ODT_ASSERT_EXCEPT_RD_ADDR   171                  
#define EN_ODT_ASSERT_EXCEPT_RD_OFFSET 16                   
#define EN_ODT_ASSERT_EXCEPT_RD_WIDTH  1                    
#define FREQ_CHANGE_DLL_OFF_ADDR       88                   
#define FREQ_CHANGE_DLL_OFF_OFFSET     24                   
#define FREQ_CHANGE_DLL_OFF_WIDTH      4                    
#define FREQ_CHANGE_ENABLE_ADDR        88                   
#define FREQ_CHANGE_ENABLE_OFFSET      16                   
#define FREQ_CHANGE_ENABLE_WIDTH       1                    
#define GATHER_FIFO_RESYNC_ADDR        150                  
#define GATHER_FIFO_RESYNC_OFFSET      24                   
#define GATHER_FIFO_RESYNC_WIDTH       1                    
#define INHIBIT_DRAM_CMD_ADDR          146                  
#define INHIBIT_DRAM_CMD_OFFSET        8                    
#define INHIBIT_DRAM_CMD_WIDTH         2                    
#define INT_ACK_ADDR                   152                  
#define INT_ACK_OFFSET                 0                    
#define INT_ACK_WIDTH                  31                   
#define INT_MASK_ADDR                  153                  
#define INT_MASK_OFFSET                0                    
#define INT_MASK_WIDTH                 32                   
#define INT_STATUS_ADDR                151                  
#define INT_STATUS_OFFSET              0                    
#define INT_STATUS_WIDTH               32                   
#define IN_ORDER_ACCEPT_ADDR           148                  
#define IN_ORDER_ACCEPT_OFFSET         0                    
#define IN_ORDER_ACCEPT_WIDTH          1                    
#define LONG_COUNT_MASK_ADDR           130                  
#define LONG_COUNT_MASK_OFFSET         0                    
#define LONG_COUNT_MASK_WIDTH          5                    
#define LOWPOWER_REFRESH_ENABLE_ADDR   70                   
#define LOWPOWER_REFRESH_ENABLE_OFFSET 0                    
#define LOWPOWER_REFRESH_ENABLE_WIDTH  2                    
#define LPI_DPD_WAKEUP_F0_ADDR         73                   
#define LPI_DPD_WAKEUP_F0_OFFSET       16                   
#define LPI_DPD_WAKEUP_F0_WIDTH        4                    
#define LPI_DPD_WAKEUP_F1_ADDR         74                   
#define LPI_DPD_WAKEUP_F1_OFFSET       24                   
#define LPI_DPD_WAKEUP_F1_WIDTH        4                    
#define LPI_DPD_WAKEUP_F2_ADDR         76                   
#define LPI_DPD_WAKEUP_F2_OFFSET       0                    
#define LPI_DPD_WAKEUP_F2_WIDTH        4                    
#define LPI_DPD_WAKEUP_F3_ADDR         77                   
#define LPI_DPD_WAKEUP_F3_OFFSET       8                    
#define LPI_DPD_WAKEUP_F3_WIDTH        4                    
#define LPI_PD_WAKEUP_F0_ADDR          72                   
#define LPI_PD_WAKEUP_F0_OFFSET        24                   
#define LPI_PD_WAKEUP_F0_WIDTH         4                    
#define LPI_PD_WAKEUP_F1_ADDR          74                   
#define LPI_PD_WAKEUP_F1_OFFSET        0                    
#define LPI_PD_WAKEUP_F1_WIDTH         4                    
#define LPI_PD_WAKEUP_F2_ADDR          75                   
#define LPI_PD_WAKEUP_F2_OFFSET        8                    
#define LPI_PD_WAKEUP_F2_WIDTH         4                    
#define LPI_PD_WAKEUP_F3_ADDR          76                   
#define LPI_PD_WAKEUP_F3_OFFSET        16                   
#define LPI_PD_WAKEUP_F3_WIDTH         4                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F0_ADDR 73                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F0_OFFSET 8                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F0_WIDTH 4                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F1_ADDR 74                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F1_OFFSET 16                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F1_WIDTH 4                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F2_ADDR 75                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F2_OFFSET 24                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F2_WIDTH 4                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F3_ADDR 77                   
#define LPI_SR_MCCLK_GATE_WAKEUP_F3_OFFSET 0                    
#define LPI_SR_MCCLK_GATE_WAKEUP_F3_WIDTH 4                    
#define LPI_SR_WAKEUP_F0_ADDR          73                   
#define LPI_SR_WAKEUP_F0_OFFSET        0                    
#define LPI_SR_WAKEUP_F0_WIDTH         4                    
#define LPI_SR_WAKEUP_F1_ADDR          74                   
#define LPI_SR_WAKEUP_F1_OFFSET        8                    
#define LPI_SR_WAKEUP_F1_WIDTH         4                    
#define LPI_SR_WAKEUP_F2_ADDR          75                   
#define LPI_SR_WAKEUP_F2_OFFSET        16                   
#define LPI_SR_WAKEUP_F2_WIDTH         4                    
#define LPI_SR_WAKEUP_F3_ADDR          76                   
#define LPI_SR_WAKEUP_F3_OFFSET        24                   
#define LPI_SR_WAKEUP_F3_WIDTH         4                    
#define LPI_TIMER_COUNT_ADDR           78                   
#define LPI_TIMER_COUNT_OFFSET         0                    
#define LPI_TIMER_COUNT_WIDTH          12                   
#define LPI_TIMER_WAKEUP_F0_ADDR       73                   
#define LPI_TIMER_WAKEUP_F0_OFFSET     24                   
#define LPI_TIMER_WAKEUP_F0_WIDTH      4                    
#define LPI_TIMER_WAKEUP_F1_ADDR       75                   
#define LPI_TIMER_WAKEUP_F1_OFFSET     0                    
#define LPI_TIMER_WAKEUP_F1_WIDTH      4                    
#define LPI_TIMER_WAKEUP_F2_ADDR       76                   
#define LPI_TIMER_WAKEUP_F2_OFFSET     8                    
#define LPI_TIMER_WAKEUP_F2_WIDTH      4                    
#define LPI_TIMER_WAKEUP_F3_ADDR       77                   
#define LPI_TIMER_WAKEUP_F3_OFFSET     16                   
#define LPI_TIMER_WAKEUP_F3_WIDTH      4                    
#define LPI_WAKEUP_EN_ADDR             77                   
#define LPI_WAKEUP_EN_OFFSET           24                   
#define LPI_WAKEUP_EN_WIDTH            5                    
#define LPI_WAKEUP_TIMEOUT_ADDR        78                   
#define LPI_WAKEUP_TIMEOUT_OFFSET      16                   
#define LPI_WAKEUP_TIMEOUT_WIDTH       12                   
#define LP_ARB_STATE_ADDR              79                   
#define LP_ARB_STATE_OFFSET            24                   
#define LP_ARB_STATE_WIDTH             4                    
#define LP_AUTO_ENTRY_EN_ADDR          80                   
#define LP_AUTO_ENTRY_EN_OFFSET        0                    
#define LP_AUTO_ENTRY_EN_WIDTH         3                    
#define LP_AUTO_EXIT_EN_ADDR           80                   
#define LP_AUTO_EXIT_EN_OFFSET         8                    
#define LP_AUTO_EXIT_EN_WIDTH          3                    
#define LP_AUTO_MEM_GATE_EN_ADDR       80                   
#define LP_AUTO_MEM_GATE_EN_OFFSET     16                   
#define LP_AUTO_MEM_GATE_EN_WIDTH      2                    
#define LP_AUTO_PD_IDLE_ADDR           81                   
#define LP_AUTO_PD_IDLE_OFFSET         0                    
#define LP_AUTO_PD_IDLE_WIDTH          12                   
#define LP_AUTO_SR_IDLE_ADDR           81                   
#define LP_AUTO_SR_IDLE_OFFSET         16                   
#define LP_AUTO_SR_IDLE_WIDTH          8                    
#define LP_AUTO_SR_MC_GATE_IDLE_ADDR   81                   
#define LP_AUTO_SR_MC_GATE_IDLE_OFFSET 24                   
#define LP_AUTO_SR_MC_GATE_IDLE_WIDTH  8                    
#define LP_CMD_ADDR                    72                   
#define LP_CMD_OFFSET                  8                    
#define LP_CMD_WIDTH                   9                    
#define LP_CS_ADDR                     83                   
#define LP_CS_OFFSET                   16                   
#define LP_CS_WIDTH                    2                    
#define LP_STATE_CS0_ADDR              79                   
#define LP_STATE_CS0_OFFSET            8                    
#define LP_STATE_CS0_WIDTH             6                    
#define LP_STATE_CS1_ADDR              79                   
#define LP_STATE_CS1_OFFSET            16                   
#define LP_STATE_CS1_WIDTH             6                    
#define MAX_COL_REG_ADDR               1                    
#define MAX_COL_REG_OFFSET             8                    
#define MAX_COL_REG_WIDTH              4                    
#define MAX_CS_REG_ADDR                1                    
#define MAX_CS_REG_OFFSET              16                   
#define MAX_CS_REG_WIDTH               2                    
#define MAX_ROW_REG_ADDR               1                    
#define MAX_ROW_REG_OFFSET             0                    
#define MAX_ROW_REG_WIDTH              4                    
#define MEMDATA_RATIO_0_ADDR           147                  
#define MEMDATA_RATIO_0_OFFSET         8                    
#define MEMDATA_RATIO_0_WIDTH          3                    
#define MEMDATA_RATIO_1_ADDR           147                  
#define MEMDATA_RATIO_1_OFFSET         16                   
#define MEMDATA_RATIO_1_WIDTH          3                    
#define MEM_RST_VALID_ADDR             211                  
#define MEM_RST_VALID_OFFSET           8                    
#define MEM_RST_VALID_WIDTH            1                    
#define MR0_DATA_F0_0_ADDR             104                  
#define MR0_DATA_F0_0_OFFSET           0                    
#define MR0_DATA_F0_0_WIDTH            16                   
#define MR0_DATA_F0_1_ADDR             114                  
#define MR0_DATA_F0_1_OFFSET           8                    
#define MR0_DATA_F0_1_WIDTH            16                   
#define MR0_DATA_F1_0_ADDR             105                  
#define MR0_DATA_F1_0_OFFSET           16                   
#define MR0_DATA_F1_0_WIDTH            16                   
#define MR0_DATA_F1_1_ADDR             116                  
#define MR0_DATA_F1_1_OFFSET           0                    
#define MR0_DATA_F1_1_WIDTH            16                   
#define MR0_DATA_F2_0_ADDR             107                  
#define MR0_DATA_F2_0_OFFSET           0                    
#define MR0_DATA_F2_0_WIDTH            16                   
#define MR0_DATA_F2_1_ADDR             117                  
#define MR0_DATA_F2_1_OFFSET           16                   
#define MR0_DATA_F2_1_WIDTH            16                   
#define MR0_DATA_F3_0_ADDR             108                  
#define MR0_DATA_F3_0_OFFSET           16                   
#define MR0_DATA_F3_0_WIDTH            16                   
#define MR0_DATA_F3_1_ADDR             119                  
#define MR0_DATA_F3_1_OFFSET           0                    
#define MR0_DATA_F3_1_WIDTH            16                   
#define MR11_DATA_F0_0_ADDR            112                  
#define MR11_DATA_F0_0_OFFSET          24                   
#define MR11_DATA_F0_0_WIDTH           8                    
#define MR11_DATA_F0_1_ADDR            123                  
#define MR11_DATA_F0_1_OFFSET          8                    
#define MR11_DATA_F0_1_WIDTH           8                    
#define MR11_DATA_F1_0_ADDR            113                  
#define MR11_DATA_F1_0_OFFSET          0                    
#define MR11_DATA_F1_0_WIDTH           8                    
#define MR11_DATA_F1_1_ADDR            123                  
#define MR11_DATA_F1_1_OFFSET          16                   
#define MR11_DATA_F1_1_WIDTH           8                    
#define MR11_DATA_F2_0_ADDR            113                  
#define MR11_DATA_F2_0_OFFSET          8                    
#define MR11_DATA_F2_0_WIDTH           8                    
#define MR11_DATA_F2_1_ADDR            123                  
#define MR11_DATA_F2_1_OFFSET          24                   
#define MR11_DATA_F2_1_WIDTH           8                    
#define MR11_DATA_F3_0_ADDR            113                  
#define MR11_DATA_F3_0_OFFSET          16                   
#define MR11_DATA_F3_0_WIDTH           8                    
#define MR11_DATA_F3_1_ADDR            124                  
#define MR11_DATA_F3_1_OFFSET          0                    
#define MR11_DATA_F3_1_WIDTH           8                    
#define MR16_DATA_0_ADDR               113                  
#define MR16_DATA_0_OFFSET             24                   
#define MR16_DATA_0_WIDTH              8                    
#define MR16_DATA_1_ADDR               124                  
#define MR16_DATA_1_OFFSET             8                    
#define MR16_DATA_1_WIDTH              8                    
#define MR17_DATA_0_ADDR               114                  
#define MR17_DATA_0_OFFSET             0                    
#define MR17_DATA_0_WIDTH              8                    
#define MR17_DATA_1_ADDR               124                  
#define MR17_DATA_1_OFFSET             16                   
#define MR17_DATA_1_WIDTH              8                    
#define MR1_DATA_F0_0_ADDR             104                  
#define MR1_DATA_F0_0_OFFSET           16                   
#define MR1_DATA_F0_0_WIDTH            16                   
#define MR1_DATA_F0_1_ADDR             115                  
#define MR1_DATA_F0_1_OFFSET           0                    
#define MR1_DATA_F0_1_WIDTH            16                   
#define MR1_DATA_F1_0_ADDR             106                  
#define MR1_DATA_F1_0_OFFSET           0                    
#define MR1_DATA_F1_0_WIDTH            16                   
#define MR1_DATA_F1_1_ADDR             116                  
#define MR1_DATA_F1_1_OFFSET           16                   
#define MR1_DATA_F1_1_WIDTH            16                   
#define MR1_DATA_F2_0_ADDR             107                  
#define MR1_DATA_F2_0_OFFSET           16                   
#define MR1_DATA_F2_0_WIDTH            16                   
#define MR1_DATA_F2_1_ADDR             118                  
#define MR1_DATA_F2_1_OFFSET           0                    
#define MR1_DATA_F2_1_WIDTH            16                   
#define MR1_DATA_F3_0_ADDR             109                  
#define MR1_DATA_F3_0_OFFSET           0                    
#define MR1_DATA_F3_0_WIDTH            16                   
#define MR1_DATA_F3_1_ADDR             119                  
#define MR1_DATA_F3_1_OFFSET           16                   
#define MR1_DATA_F3_1_WIDTH            16                   
#define MR2_DATA_F0_0_ADDR             105                  
#define MR2_DATA_F0_0_OFFSET           0                    
#define MR2_DATA_F0_0_WIDTH            16                   
#define MR2_DATA_F0_1_ADDR             115                  
#define MR2_DATA_F0_1_OFFSET           16                   
#define MR2_DATA_F0_1_WIDTH            16                   
#define MR2_DATA_F1_0_ADDR             106                  
#define MR2_DATA_F1_0_OFFSET           16                   
#define MR2_DATA_F1_0_WIDTH            16                   
#define MR2_DATA_F1_1_ADDR             117                  
#define MR2_DATA_F1_1_OFFSET           0                    
#define MR2_DATA_F1_1_WIDTH            16                   
#define MR2_DATA_F2_0_ADDR             108                  
#define MR2_DATA_F2_0_OFFSET           0                    
#define MR2_DATA_F2_0_WIDTH            16                   
#define MR2_DATA_F2_1_ADDR             118                  
#define MR2_DATA_F2_1_OFFSET           16                   
#define MR2_DATA_F2_1_WIDTH            16                   
#define MR2_DATA_F3_0_ADDR             109                  
#define MR2_DATA_F3_0_OFFSET           16                   
#define MR2_DATA_F3_0_WIDTH            16                   
#define MR2_DATA_F3_1_ADDR             120                  
#define MR2_DATA_F3_1_OFFSET           0                    
#define MR2_DATA_F3_1_WIDTH            16                   
#define MR3_DATA_F0_0_ADDR             110                  
#define MR3_DATA_F0_0_OFFSET           16                   
#define MR3_DATA_F0_0_WIDTH            16                   
#define MR3_DATA_F0_1_ADDR             121                  
#define MR3_DATA_F0_1_OFFSET           0                    
#define MR3_DATA_F0_1_WIDTH            16                   
#define MR3_DATA_F1_0_ADDR             111                  
#define MR3_DATA_F1_0_OFFSET           0                    
#define MR3_DATA_F1_0_WIDTH            16                   
#define MR3_DATA_F1_1_ADDR             121                  
#define MR3_DATA_F1_1_OFFSET           16                   
#define MR3_DATA_F1_1_WIDTH            16                   
#define MR3_DATA_F2_0_ADDR             111                  
#define MR3_DATA_F2_0_OFFSET           16                   
#define MR3_DATA_F2_0_WIDTH            16                   
#define MR3_DATA_F2_1_ADDR             122                  
#define MR3_DATA_F2_1_OFFSET           0                    
#define MR3_DATA_F2_1_WIDTH            16                   
#define MR3_DATA_F3_0_ADDR             112                  
#define MR3_DATA_F3_0_OFFSET           0                    
#define MR3_DATA_F3_0_WIDTH            16                   
#define MR3_DATA_F3_1_ADDR             122                  
#define MR3_DATA_F3_1_OFFSET           16                   
#define MR3_DATA_F3_1_WIDTH            16                   
#define MR8_DATA_0_ADDR                112                  
#define MR8_DATA_0_OFFSET              16                   
#define MR8_DATA_0_WIDTH               8                    
#define MR8_DATA_1_ADDR                123                  
#define MR8_DATA_1_OFFSET              0                    
#define MR8_DATA_1_WIDTH               8                    
#define MRSINGLE_DATA_0_ADDR           110                  
#define MRSINGLE_DATA_0_OFFSET         0                    
#define MRSINGLE_DATA_0_WIDTH          16                   
#define MRSINGLE_DATA_1_ADDR           120                  
#define MRSINGLE_DATA_1_OFFSET         16                   
#define MRSINGLE_DATA_1_WIDTH          16                   
#define MRW_STATUS_ADDR                100                  
#define MRW_STATUS_OFFSET              0                    
#define MRW_STATUS_WIDTH               8                    
#define MRW_WIDE_CS_ENABLE_ADDR        199                  
#define MRW_WIDE_CS_ENABLE_OFFSET      24                   
#define MRW_WIDE_CS_ENABLE_WIDTH       1                    
#define NO_AUTO_MRR_INIT_ADDR          24                   
#define NO_AUTO_MRR_INIT_OFFSET        24                   
#define NO_AUTO_MRR_INIT_WIDTH         1                    
#define NO_ZQ_INIT_ADDR                140                  
#define NO_ZQ_INIT_OFFSET              16                   
#define NO_ZQ_INIT_WIDTH               1                    
#define NUM_Q_ENTRIES_ACT_DISABLE_ADDR 145                  
#define NUM_Q_ENTRIES_ACT_DISABLE_OFFSET 16                   
#define NUM_Q_ENTRIES_ACT_DISABLE_WIDTH 4                    
#define ODT_EN_F0_ADDR                 170                  
#define ODT_EN_F0_OFFSET               16                   
#define ODT_EN_F0_WIDTH                1                    
#define ODT_EN_F1_ADDR                 170                  
#define ODT_EN_F1_OFFSET               24                   
#define ODT_EN_F1_WIDTH                1                    
#define ODT_EN_F2_ADDR                 171                  
#define ODT_EN_F2_OFFSET               0                    
#define ODT_EN_F2_WIDTH                1                    
#define ODT_EN_F3_ADDR                 171                  
#define ODT_EN_F3_OFFSET               8                    
#define ODT_EN_F3_WIDTH                1                    
#define ODT_RD_MAP_CS0_ADDR            168                  
#define ODT_RD_MAP_CS0_OFFSET          0                    
#define ODT_RD_MAP_CS0_WIDTH           2                    
#define ODT_RD_MAP_CS1_ADDR            168                  
#define ODT_RD_MAP_CS1_OFFSET          16                   
#define ODT_RD_MAP_CS1_WIDTH           2                    
#define ODT_WR_MAP_CS0_ADDR            168                  
#define ODT_WR_MAP_CS0_OFFSET          8                    
#define ODT_WR_MAP_CS0_WIDTH           2                    
#define ODT_WR_MAP_CS1_ADDR            168                  
#define ODT_WR_MAP_CS1_OFFSET          24                   
#define ODT_WR_MAP_CS1_WIDTH           2                    
#define OUT_OF_RANGE_ADDR_ADDR         154                  
#define OUT_OF_RANGE_ADDR_OFFSET       0                    
#define OUT_OF_RANGE_ADDR_WIDTH        32                   
#define OUT_OF_RANGE_LENGTH_ADDR       155                  
#define OUT_OF_RANGE_LENGTH_OFFSET     0                    
#define OUT_OF_RANGE_LENGTH_WIDTH      8                    
#define OUT_OF_RANGE_SOURCE_ID_ADDR    156                  
#define OUT_OF_RANGE_SOURCE_ID_OFFSET  0                    
#define OUT_OF_RANGE_SOURCE_ID_WIDTH   23                   
#define OUT_OF_RANGE_TYPE_ADDR         155                  
#define OUT_OF_RANGE_TYPE_OFFSET       8                    
#define OUT_OF_RANGE_TYPE_WIDTH        7                    
#define PCPCS_CS_MAP_ADDR              83                   
#define PCPCS_CS_MAP_OFFSET            8                    
#define PCPCS_CS_MAP_WIDTH             2                    
#define PCPCS_PD_EN_ADDR               82                   
#define PCPCS_PD_EN_OFFSET             0                    
#define PCPCS_PD_EN_WIDTH              1                    
#define PCPCS_PD_ENTER_DEPTH_ADDR      82                   
#define PCPCS_PD_ENTER_DEPTH_OFFSET    8                    
#define PCPCS_PD_ENTER_DEPTH_WIDTH     4                    
#define PCPCS_PD_ENTER_TIMER_ADDR      82                   
#define PCPCS_PD_ENTER_TIMER_OFFSET    24                   
#define PCPCS_PD_ENTER_TIMER_WIDTH     8                    
#define PCPCS_PD_EXIT_DEPTH_ADDR       82                   
#define PCPCS_PD_EXIT_DEPTH_OFFSET     16                   
#define PCPCS_PD_EXIT_DEPTH_WIDTH      4                    
#define PCPCS_PD_MASK_ADDR             83                   
#define PCPCS_PD_MASK_OFFSET           0                    
#define PCPCS_PD_MASK_WIDTH            2                    
#define PERIPHERAL_MRR_DATA_ADDR       101                  
#define PERIPHERAL_MRR_DATA_OFFSET     0                    
#define PERIPHERAL_MRR_DATA_WIDTH      40                   
#define PLACEMENT_EN_ADDR              143                  
#define PLACEMENT_EN_OFFSET            24                   
#define PLACEMENT_EN_WIDTH             1                    
#define PORT_CMD_ERROR_ADDR_ADDR       166                  
#define PORT_CMD_ERROR_ADDR_OFFSET     0                    
#define PORT_CMD_ERROR_ADDR_WIDTH      32                   
#define PORT_CMD_ERROR_ID_ADDR         167                  
#define PORT_CMD_ERROR_ID_OFFSET       0                    
#define PORT_CMD_ERROR_ID_WIDTH        23                   
#define PORT_CMD_ERROR_TYPE_ADDR       167                  
#define PORT_CMD_ERROR_TYPE_OFFSET     24                   
#define PORT_CMD_ERROR_TYPE_WIDTH      2                    
#define PRIORITY_EN_ADDR               144                  
#define PRIORITY_EN_OFFSET             0                    
#define PRIORITY_EN_WIDTH              1                    
#define PWRDN_SHIFT_DELAY_ADDR         88                   
#define PWRDN_SHIFT_DELAY_OFFSET       8                    
#define PWRDN_SHIFT_DELAY_WIDTH        7                    
#define PWRUP_SREFRESH_EXIT_ADDR       69                   
#define PWRUP_SREFRESH_EXIT_OFFSET     0                    
#define PWRUP_SREFRESH_EXIT_WIDTH      1                    
#define PWRUP_SREFRESH_EXIT_CS_ADDR    88                   
#define PWRUP_SREFRESH_EXIT_CS_OFFSET  0                    
#define PWRUP_SREFRESH_EXIT_CS_WIDTH   2                    
#define Q_FULLNESS_ADDR                147                  
#define Q_FULLNESS_OFFSET              24                   
#define Q_FULLNESS_WIDTH               4                    
#define R2R_DIFFCS_DLY_F0_ADDR         173                  
#define R2R_DIFFCS_DLY_F0_OFFSET       24                   
#define R2R_DIFFCS_DLY_F0_WIDTH        5                    
#define R2R_DIFFCS_DLY_F1_ADDR         174                  
#define R2R_DIFFCS_DLY_F1_OFFSET       24                   
#define R2R_DIFFCS_DLY_F1_WIDTH        5                    
#define R2R_DIFFCS_DLY_F2_ADDR         175                  
#define R2R_DIFFCS_DLY_F2_OFFSET       24                   
#define R2R_DIFFCS_DLY_F2_WIDTH        5                    
#define R2R_DIFFCS_DLY_F3_ADDR         176                  
#define R2R_DIFFCS_DLY_F3_OFFSET       24                   
#define R2R_DIFFCS_DLY_F3_WIDTH        5                    
#define R2R_SAMECS_DLY_ADDR            177                  
#define R2R_SAMECS_DLY_OFFSET          24                   
#define R2R_SAMECS_DLY_WIDTH           5                    
#define R2W_DIFFCS_DLY_F0_ADDR         174                  
#define R2W_DIFFCS_DLY_F0_OFFSET       0                    
#define R2W_DIFFCS_DLY_F0_WIDTH        5                    
#define R2W_DIFFCS_DLY_F1_ADDR         175                  
#define R2W_DIFFCS_DLY_F1_OFFSET       0                    
#define R2W_DIFFCS_DLY_F1_WIDTH        5                    
#define R2W_DIFFCS_DLY_F2_ADDR         176                  
#define R2W_DIFFCS_DLY_F2_OFFSET       0                    
#define R2W_DIFFCS_DLY_F2_WIDTH        5                    
#define R2W_DIFFCS_DLY_F3_ADDR         177                  
#define R2W_DIFFCS_DLY_F3_OFFSET       0                    
#define R2W_DIFFCS_DLY_F3_WIDTH        5                    
#define R2W_SAMECS_DLY_F0_ADDR         178                  
#define R2W_SAMECS_DLY_F0_OFFSET       0                    
#define R2W_SAMECS_DLY_F0_WIDTH        5                    
#define R2W_SAMECS_DLY_F1_ADDR         178                  
#define R2W_SAMECS_DLY_F1_OFFSET       8                    
#define R2W_SAMECS_DLY_F1_WIDTH        5                    
#define R2W_SAMECS_DLY_F2_ADDR         178                  
#define R2W_SAMECS_DLY_F2_OFFSET       16                   
#define R2W_SAMECS_DLY_F2_WIDTH        5                    
#define R2W_SAMECS_DLY_F3_ADDR         178                  
#define R2W_SAMECS_DLY_F3_OFFSET       24                   
#define R2W_SAMECS_DLY_F3_WIDTH        5                    
#define RDLAT_ADJ_F0_ADDR              219                  
#define RDLAT_ADJ_F0_OFFSET            0                    
#define RDLAT_ADJ_F0_WIDTH             6                    
#define RDLAT_ADJ_F1_ADDR              224                  
#define RDLAT_ADJ_F1_OFFSET            0                    
#define RDLAT_ADJ_F1_WIDTH             6                    
#define RDLAT_ADJ_F2_ADDR              229                  
#define RDLAT_ADJ_F2_OFFSET            0                    
#define RDLAT_ADJ_F2_WIDTH             6                    
#define RDLAT_ADJ_F3_ADDR              234                  
#define RDLAT_ADJ_F3_OFFSET            0                    
#define RDLAT_ADJ_F3_WIDTH             6                    
#define RDLVL_AREF_EN_ADDR             190                  
#define RDLVL_AREF_EN_OFFSET           8                    
#define RDLVL_AREF_EN_WIDTH            1                    
#define RDLVL_CS_ADDR                  188                  
#define RDLVL_CS_OFFSET                0                    
#define RDLVL_CS_WIDTH                 1                    
#define RDLVL_CS_MAP_ADDR              191                  
#define RDLVL_CS_MAP_OFFSET            8                    
#define RDLVL_CS_MAP_WIDTH             2                    
#define RDLVL_EN_ADDR                  241                  
#define RDLVL_EN_OFFSET                8                    
#define RDLVL_EN_WIDTH                 1                    
#define RDLVL_ERROR_STATUS_ADDR        243                  
#define RDLVL_ERROR_STATUS_OFFSET      0                    
#define RDLVL_ERROR_STATUS_WIDTH       2                    
#define RDLVL_GATE_CS_MAP_ADDR         191                  
#define RDLVL_GATE_CS_MAP_OFFSET       16                   
#define RDLVL_GATE_CS_MAP_WIDTH        2                    
#define RDLVL_GATE_EN_ADDR             241                  
#define RDLVL_GATE_EN_OFFSET           16                   
#define RDLVL_GATE_EN_WIDTH            1                    
#define RDLVL_GATE_INTERVAL_ADDR       244                  
#define RDLVL_GATE_INTERVAL_OFFSET     0                    
#define RDLVL_GATE_INTERVAL_WIDTH      16                   
#define RDLVL_GATE_ON_SREF_EXIT_ADDR   190                  
#define RDLVL_GATE_ON_SREF_EXIT_OFFSET 0                    
#define RDLVL_GATE_ON_SREF_EXIT_WIDTH  1                    
#define RDLVL_GATE_PERIODIC_ADDR       189                  
#define RDLVL_GATE_PERIODIC_OFFSET     24                   
#define RDLVL_GATE_PERIODIC_WIDTH      1                    
#define RDLVL_GATE_REQ_ADDR            187                  
#define RDLVL_GATE_REQ_OFFSET          24                   
#define RDLVL_GATE_REQ_WIDTH           1                    
#define RDLVL_GATE_ROTATE_ADDR         191                  
#define RDLVL_GATE_ROTATE_OFFSET       0                    
#define RDLVL_GATE_ROTATE_WIDTH        1                    
#define RDLVL_GATE_SEQ_EN_ADDR         188                  
#define RDLVL_GATE_SEQ_EN_OFFSET       16                   
#define RDLVL_GATE_SEQ_EN_WIDTH        2                    
#define RDLVL_INTERVAL_ADDR            243                  
#define RDLVL_INTERVAL_OFFSET          8                    
#define RDLVL_INTERVAL_WIDTH           16                   
#define RDLVL_ON_SREF_EXIT_ADDR        189                  
#define RDLVL_ON_SREF_EXIT_OFFSET      16                   
#define RDLVL_ON_SREF_EXIT_WIDTH       1                    
#define RDLVL_PERIODIC_ADDR            189                  
#define RDLVL_PERIODIC_OFFSET          8                    
#define RDLVL_PERIODIC_WIDTH           1                    
#define RDLVL_REQ_ADDR                 187                  
#define RDLVL_REQ_OFFSET               16                   
#define RDLVL_REQ_WIDTH                1                    
#define RDLVL_RESP_MASK_ADDR           241                  
#define RDLVL_RESP_MASK_OFFSET         0                    
#define RDLVL_RESP_MASK_WIDTH          4                    
#define RDLVL_ROTATE_ADDR              190                  
#define RDLVL_ROTATE_OFFSET            24                   
#define RDLVL_ROTATE_WIDTH             1                    
#define RDLVL_SEQ_EN_ADDR              188                  
#define RDLVL_SEQ_EN_OFFSET            8                    
#define RDLVL_SEQ_EN_WIDTH             2                    
#define RD_TO_ODTH_F0_ADDR             172                  
#define RD_TO_ODTH_F0_OFFSET           24                   
#define RD_TO_ODTH_F0_WIDTH            5                    
#define RD_TO_ODTH_F1_ADDR             173                  
#define RD_TO_ODTH_F1_OFFSET           0                    
#define RD_TO_ODTH_F1_WIDTH            5                    
#define RD_TO_ODTH_F2_ADDR             173                  
#define RD_TO_ODTH_F2_OFFSET           8                    
#define RD_TO_ODTH_F2_WIDTH            5                    
#define RD_TO_ODTH_F3_ADDR             173                  
#define RD_TO_ODTH_F3_OFFSET           16                   
#define RD_TO_ODTH_F3_WIDTH            5                    
#define READ_DATA_FIFO_DEPTH_ADDR      1                    
#define READ_DATA_FIFO_DEPTH_OFFSET    24                   
#define READ_DATA_FIFO_DEPTH_WIDTH     8                    
#define READ_DATA_FIFO_PTR_WIDTH_ADDR  2                    
#define READ_DATA_FIFO_PTR_WIDTH_OFFSET 0                    
#define READ_DATA_FIFO_PTR_WIDTH_WIDTH 8                    
#define READ_MODEREG_ADDR              100                  
#define READ_MODEREG_OFFSET            8                    
#define READ_MODEREG_WIDTH             17                   
#define REDUC_ADDR                     147                  
#define REDUC_OFFSET                   0                    
#define REDUC_WIDTH                    1                    
#define REFRESH_PER_AUTO_TEMPCHK_ADDR  103                  
#define REFRESH_PER_AUTO_TEMPCHK_OFFSET 16                   
#define REFRESH_PER_AUTO_TEMPCHK_WIDTH 16                   
#define REG_DIMM_ENABLE_ADDR           54                   
#define REG_DIMM_ENABLE_OFFSET         8                    
#define REG_DIMM_ENABLE_WIDTH          1                    
#define RL3_SUPPORT_EN_ADDR            124                  
#define RL3_SUPPORT_EN_OFFSET          24                   
#define RL3_SUPPORT_EN_WIDTH           2                    
#define ROW_DIFF_ADDR                  141                  
#define ROW_DIFF_OFFSET                8                    
#define ROW_DIFF_WIDTH                 3                    
#define RW_SAME_EN_ADDR                144                  
#define RW_SAME_EN_OFFSET              8                    
#define RW_SAME_EN_WIDTH               1                    
#define RW_SAME_PAGE_EN_ADDR           144                  
#define RW_SAME_PAGE_EN_OFFSET         16                   
#define RW_SAME_PAGE_EN_WIDTH          1                    
#define SREFRESH_EXIT_NO_REFRESH_ADDR  69                   
#define SREFRESH_EXIT_NO_REFRESH_OFFSET 8                    
#define SREFRESH_EXIT_NO_REFRESH_WIDTH 1                    
#define START_ADDR                     0                    
#define START_OFFSET                   0                    
#define START_WIDTH                    1                    
#define SWAP_EN_ADDR                   145                  
#define SWAP_EN_OFFSET                 24                   
#define SWAP_EN_WIDTH                  1                    
#define SWLVL_EXIT_ADDR                182                  
#define SWLVL_EXIT_OFFSET              8                    
#define SWLVL_EXIT_WIDTH               1                    
#define SWLVL_LOAD_ADDR                181                  
#define SWLVL_LOAD_OFFSET              24                   
#define SWLVL_LOAD_WIDTH               1                    
#define SWLVL_OP_DONE_ADDR             182                  
#define SWLVL_OP_DONE_OFFSET           16                   
#define SWLVL_OP_DONE_WIDTH            1                    
#define SWLVL_RESP_0_ADDR              182                  
#define SWLVL_RESP_0_OFFSET            24                   
#define SWLVL_RESP_0_WIDTH             1                    
#define SWLVL_RESP_1_ADDR              183                  
#define SWLVL_RESP_1_OFFSET            0                    
#define SWLVL_RESP_1_WIDTH             1                    
#define SWLVL_RESP_2_ADDR              183                  
#define SWLVL_RESP_2_OFFSET            8                    
#define SWLVL_RESP_2_WIDTH             1                    
#define SWLVL_RESP_3_ADDR              183                  
#define SWLVL_RESP_3_OFFSET            16                   
#define SWLVL_RESP_3_WIDTH             1                    
#define SWLVL_START_ADDR               182                  
#define SWLVL_START_OFFSET             0                    
#define SWLVL_START_WIDTH              1                    
#define SW_LEVELING_MODE_ADDR          181                  
#define SW_LEVELING_MODE_OFFSET        16                   
#define SW_LEVELING_MODE_WIDTH         3                    
#define TBST_INT_INTERVAL_ADDR         32                   
#define TBST_INT_INTERVAL_OFFSET       0                    
#define TBST_INT_INTERVAL_WIDTH        3                    
#define TCACKEH_ADDR                   50                   
#define TCACKEH_OFFSET                 0                    
#define TCACKEH_WIDTH                  5                    
#define TCACKEL_ADDR                   49                   
#define TCACKEL_OFFSET                 0                    
#define TCACKEL_WIDTH                  5                    
#define TCAENT_ADDR                    49                   
#define TCAENT_OFFSET                  8                    
#define TCAENT_WIDTH                   5                    
#define TCAEXT_ADDR                    49                   
#define TCAEXT_OFFSET                  24                   
#define TCAEXT_WIDTH                   5                    
#define TCAMRD_ADDR                    49                   
#define TCAMRD_OFFSET                  16                   
#define TCAMRD_WIDTH                   6                    
#define TCCD_ADDR                      32                   
#define TCCD_OFFSET                    8                    
#define TCCD_WIDTH                     5                    
#define TCKESR_F0_ADDR                 40                   
#define TCKESR_F0_OFFSET               8                    
#define TCKESR_F0_WIDTH                8                    
#define TCKESR_F1_ADDR                 42                   
#define TCKESR_F1_OFFSET               8                    
#define TCKESR_F1_WIDTH                8                    
#define TCKESR_F2_ADDR                 44                   
#define TCKESR_F2_OFFSET               8                    
#define TCKESR_F2_WIDTH                8                    
#define TCKESR_F3_ADDR                 46                   
#define TCKESR_F3_OFFSET               8                    
#define TCKESR_F3_WIDTH                8                    
#define TCKE_F0_ADDR                   40                   
#define TCKE_F0_OFFSET                 0                    
#define TCKE_F0_WIDTH                  4                    
#define TCKE_F1_ADDR                   42                   
#define TCKE_F1_OFFSET                 0                    
#define TCKE_F1_WIDTH                  4                    
#define TCKE_F2_ADDR                   44                   
#define TCKE_F2_OFFSET                 0                    
#define TCKE_F2_WIDTH                  4                    
#define TCKE_F3_ADDR                   46                   
#define TCKE_F3_OFFSET                 0                    
#define TCKE_F3_WIDTH                  4                    
#define TDAL_F0_ADDR                   52                   
#define TDAL_F0_OFFSET                 0                    
#define TDAL_F0_WIDTH                  6                    
#define TDAL_F1_ADDR                   52                   
#define TDAL_F1_OFFSET                 8                    
#define TDAL_F1_WIDTH                  6                    
#define TDAL_F2_ADDR                   52                   
#define TDAL_F2_OFFSET                 16                   
#define TDAL_F2_WIDTH                  6                    
#define TDAL_F3_ADDR                   52                   
#define TDAL_F3_OFFSET                 24                   
#define TDAL_F3_WIDTH                  6                    
#define TDFI_CALVL_CAPTURE_F0_ADDR     245                  
#define TDFI_CALVL_CAPTURE_F0_OFFSET   16                   
#define TDFI_CALVL_CAPTURE_F0_WIDTH    10                   
#define TDFI_CALVL_CAPTURE_F1_ADDR     246                  
#define TDFI_CALVL_CAPTURE_F1_OFFSET   16                   
#define TDFI_CALVL_CAPTURE_F1_WIDTH    10                   
#define TDFI_CALVL_CAPTURE_F2_ADDR     247                  
#define TDFI_CALVL_CAPTURE_F2_OFFSET   16                   
#define TDFI_CALVL_CAPTURE_F2_WIDTH    10                   
#define TDFI_CALVL_CAPTURE_F3_ADDR     248                  
#define TDFI_CALVL_CAPTURE_F3_OFFSET   16                   
#define TDFI_CALVL_CAPTURE_F3_WIDTH    10                   
#define TDFI_CALVL_CC_F0_ADDR          245                  
#define TDFI_CALVL_CC_F0_OFFSET        0                    
#define TDFI_CALVL_CC_F0_WIDTH         10                   
#define TDFI_CALVL_CC_F1_ADDR          246                  
#define TDFI_CALVL_CC_F1_OFFSET        0                    
#define TDFI_CALVL_CC_F1_WIDTH         10                   
#define TDFI_CALVL_CC_F2_ADDR          247                  
#define TDFI_CALVL_CC_F2_OFFSET        0                    
#define TDFI_CALVL_CC_F2_WIDTH         10                   
#define TDFI_CALVL_CC_F3_ADDR          248                  
#define TDFI_CALVL_CC_F3_OFFSET        0                    
#define TDFI_CALVL_CC_F3_WIDTH         10                   
#define TDFI_CALVL_EN_ADDR             244                  
#define TDFI_CALVL_EN_OFFSET           16                   
#define TDFI_CALVL_EN_WIDTH            8                    
#define TDFI_CALVL_MAX_ADDR            250                  
#define TDFI_CALVL_MAX_OFFSET          0                    
#define TDFI_CALVL_MAX_WIDTH           32                   
#define TDFI_CALVL_RESP_ADDR           249                  
#define TDFI_CALVL_RESP_OFFSET         0                    
#define TDFI_CALVL_RESP_WIDTH          32                   
#define TDFI_CTRLUPD_INTERVAL_F0_ADDR  218                  
#define TDFI_CTRLUPD_INTERVAL_F0_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F0_WIDTH 32                   
#define TDFI_CTRLUPD_INTERVAL_F1_ADDR  223                  
#define TDFI_CTRLUPD_INTERVAL_F1_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F1_WIDTH 32                   
#define TDFI_CTRLUPD_INTERVAL_F2_ADDR  228                  
#define TDFI_CTRLUPD_INTERVAL_F2_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F2_WIDTH 32                   
#define TDFI_CTRLUPD_INTERVAL_F3_ADDR  233                  
#define TDFI_CTRLUPD_INTERVAL_F3_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F3_WIDTH 32                   
#define TDFI_CTRLUPD_MAX_F0_ADDR       214                  
#define TDFI_CTRLUPD_MAX_F0_OFFSET     16                   
#define TDFI_CTRLUPD_MAX_F0_WIDTH      16                   
#define TDFI_CTRLUPD_MAX_F1_ADDR       219                  
#define TDFI_CTRLUPD_MAX_F1_OFFSET     16                   
#define TDFI_CTRLUPD_MAX_F1_WIDTH      16                   
#define TDFI_CTRLUPD_MAX_F2_ADDR       224                  
#define TDFI_CTRLUPD_MAX_F2_OFFSET     16                   
#define TDFI_CTRLUPD_MAX_F2_WIDTH      16                   
#define TDFI_CTRLUPD_MAX_F3_ADDR       229                  
#define TDFI_CTRLUPD_MAX_F3_OFFSET     16                   
#define TDFI_CTRLUPD_MAX_F3_WIDTH      16                   
#define TDFI_CTRLUPD_MIN_ADDR          214                  
#define TDFI_CTRLUPD_MIN_OFFSET        8                    
#define TDFI_CTRLUPD_MIN_WIDTH         4                    
#define TDFI_CTRL_DELAY_F0_ADDR        234                  
#define TDFI_CTRL_DELAY_F0_OFFSET      16                   
#define TDFI_CTRL_DELAY_F0_WIDTH       4                    
#define TDFI_CTRL_DELAY_F1_ADDR        234                  
#define TDFI_CTRL_DELAY_F1_OFFSET      24                   
#define TDFI_CTRL_DELAY_F1_WIDTH       4                    
#define TDFI_CTRL_DELAY_F2_ADDR        235                  
#define TDFI_CTRL_DELAY_F2_OFFSET      0                    
#define TDFI_CTRL_DELAY_F2_WIDTH       4                    
#define TDFI_CTRL_DELAY_F3_ADDR        235                  
#define TDFI_CTRL_DELAY_F3_OFFSET      8                    
#define TDFI_CTRL_DELAY_F3_WIDTH       4                    
#define TDFI_DRAM_CLK_DISABLE_ADDR     235                  
#define TDFI_DRAM_CLK_DISABLE_OFFSET   16                   
#define TDFI_DRAM_CLK_DISABLE_WIDTH    4                    
#define TDFI_DRAM_CLK_ENABLE_ADDR      235                  
#define TDFI_DRAM_CLK_ENABLE_OFFSET    24                   
#define TDFI_DRAM_CLK_ENABLE_WIDTH     4                    
#define TDFI_INIT_COMPLETE_F0_ADDR     89                   
#define TDFI_INIT_COMPLETE_F0_OFFSET   8                    
#define TDFI_INIT_COMPLETE_F0_WIDTH    16                   
#define TDFI_INIT_COMPLETE_F1_ADDR     90                   
#define TDFI_INIT_COMPLETE_F1_OFFSET   0                    
#define TDFI_INIT_COMPLETE_F1_WIDTH    16                   
#define TDFI_INIT_COMPLETE_F2_ADDR     91                   
#define TDFI_INIT_COMPLETE_F2_OFFSET   0                    
#define TDFI_INIT_COMPLETE_F2_WIDTH    16                   
#define TDFI_INIT_COMPLETE_F3_ADDR     92                   
#define TDFI_INIT_COMPLETE_F3_OFFSET   0                    
#define TDFI_INIT_COMPLETE_F3_WIDTH    16                   
#define TDFI_INIT_START_F0_ADDR        89                   
#define TDFI_INIT_START_F0_OFFSET      0                    
#define TDFI_INIT_START_F0_WIDTH       8                    
#define TDFI_INIT_START_F1_ADDR        89                   
#define TDFI_INIT_START_F1_OFFSET      24                   
#define TDFI_INIT_START_F1_WIDTH       8                    
#define TDFI_INIT_START_F2_ADDR        90                   
#define TDFI_INIT_START_F2_OFFSET      16                   
#define TDFI_INIT_START_F2_WIDTH       8                    
#define TDFI_INIT_START_F3_ADDR        91                   
#define TDFI_INIT_START_F3_OFFSET      16                   
#define TDFI_INIT_START_F3_WIDTH       8                    
#define TDFI_LP_RESP_ADDR              79                   
#define TDFI_LP_RESP_OFFSET            0                    
#define TDFI_LP_RESP_WIDTH             3                    
#define TDFI_PHYUPD_RESP_F0_ADDR       217                  
#define TDFI_PHYUPD_RESP_F0_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F0_WIDTH      16                   
#define TDFI_PHYUPD_RESP_F1_ADDR       222                  
#define TDFI_PHYUPD_RESP_F1_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F1_WIDTH      16                   
#define TDFI_PHYUPD_RESP_F2_ADDR       227                  
#define TDFI_PHYUPD_RESP_F2_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F2_WIDTH      16                   
#define TDFI_PHYUPD_RESP_F3_ADDR       232                  
#define TDFI_PHYUPD_RESP_F3_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F3_WIDTH      16                   
#define TDFI_PHYUPD_TYPE0_F0_ADDR      215                  
#define TDFI_PHYUPD_TYPE0_F0_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE0_F1_ADDR      220                  
#define TDFI_PHYUPD_TYPE0_F1_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE0_F2_ADDR      225                  
#define TDFI_PHYUPD_TYPE0_F2_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F2_WIDTH     16                   
#define TDFI_PHYUPD_TYPE0_F3_ADDR      230                  
#define TDFI_PHYUPD_TYPE0_F3_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F3_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F0_ADDR      215                  
#define TDFI_PHYUPD_TYPE1_F0_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F1_ADDR      220                  
#define TDFI_PHYUPD_TYPE1_F1_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F2_ADDR      225                  
#define TDFI_PHYUPD_TYPE1_F2_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F2_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F3_ADDR      230                  
#define TDFI_PHYUPD_TYPE1_F3_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F3_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F0_ADDR      216                  
#define TDFI_PHYUPD_TYPE2_F0_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F1_ADDR      221                  
#define TDFI_PHYUPD_TYPE2_F1_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F2_ADDR      226                  
#define TDFI_PHYUPD_TYPE2_F2_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F2_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F3_ADDR      231                  
#define TDFI_PHYUPD_TYPE2_F3_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F3_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F0_ADDR      216                  
#define TDFI_PHYUPD_TYPE3_F0_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F1_ADDR      221                  
#define TDFI_PHYUPD_TYPE3_F1_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F2_ADDR      226                  
#define TDFI_PHYUPD_TYPE3_F2_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F2_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F3_ADDR      231                  
#define TDFI_PHYUPD_TYPE3_F3_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F3_WIDTH     16                   
#define TDFI_PHY_RDLAT_F0_ADDR         212                  
#define TDFI_PHY_RDLAT_F0_OFFSET       24                   
#define TDFI_PHY_RDLAT_F0_WIDTH        6                    
#define TDFI_PHY_RDLAT_F1_ADDR         213                  
#define TDFI_PHY_RDLAT_F1_OFFSET       0                    
#define TDFI_PHY_RDLAT_F1_WIDTH        6                    
#define TDFI_PHY_RDLAT_F2_ADDR         213                  
#define TDFI_PHY_RDLAT_F2_OFFSET       8                    
#define TDFI_PHY_RDLAT_F2_WIDTH        6                    
#define TDFI_PHY_RDLAT_F3_ADDR         213                  
#define TDFI_PHY_RDLAT_F3_OFFSET       16                   
#define TDFI_PHY_RDLAT_F3_WIDTH        6                    
#define TDFI_PHY_WRDATA_ADDR           252                  
#define TDFI_PHY_WRDATA_OFFSET         16                   
#define TDFI_PHY_WRDATA_WIDTH          3                    
#define TDFI_PHY_WRLAT_ADDR            212                  
#define TDFI_PHY_WRLAT_OFFSET          8                    
#define TDFI_PHY_WRLAT_WIDTH           6                    
#define TDFI_RDCSLAT_F0_ADDR           252                  
#define TDFI_RDCSLAT_F0_OFFSET         24                   
#define TDFI_RDCSLAT_F0_WIDTH          6                    
#define TDFI_RDCSLAT_F1_ADDR           253                  
#define TDFI_RDCSLAT_F1_OFFSET         8                    
#define TDFI_RDCSLAT_F1_WIDTH          6                    
#define TDFI_RDCSLAT_F2_ADDR           253                  
#define TDFI_RDCSLAT_F2_OFFSET         24                   
#define TDFI_RDCSLAT_F2_WIDTH          6                    
#define TDFI_RDCSLAT_F3_ADDR           254                  
#define TDFI_RDCSLAT_F3_OFFSET         8                    
#define TDFI_RDCSLAT_F3_WIDTH          6                    
#define TDFI_RDDATA_EN_ADDR            213                  
#define TDFI_RDDATA_EN_OFFSET          24                   
#define TDFI_RDDATA_EN_WIDTH           6                    
#define TDFI_RDLVL_EN_ADDR             239                  
#define TDFI_RDLVL_EN_OFFSET           0                    
#define TDFI_RDLVL_EN_WIDTH            8                    
#define TDFI_RDLVL_MAX_ADDR            242                  
#define TDFI_RDLVL_MAX_OFFSET          0                    
#define TDFI_RDLVL_MAX_WIDTH           32                   
#define TDFI_RDLVL_RESP_ADDR           240                  
#define TDFI_RDLVL_RESP_OFFSET         0                    
#define TDFI_RDLVL_RESP_WIDTH          32                   
#define TDFI_RDLVL_RR_ADDR             239                  
#define TDFI_RDLVL_RR_OFFSET           8                    
#define TDFI_RDLVL_RR_WIDTH            10                   
#define TDFI_WRCSLAT_F0_ADDR           253                  
#define TDFI_WRCSLAT_F0_OFFSET         0                    
#define TDFI_WRCSLAT_F0_WIDTH          6                    
#define TDFI_WRCSLAT_F1_ADDR           253                  
#define TDFI_WRCSLAT_F1_OFFSET         16                   
#define TDFI_WRCSLAT_F1_WIDTH          6                    
#define TDFI_WRCSLAT_F2_ADDR           254                  
#define TDFI_WRCSLAT_F2_OFFSET         0                    
#define TDFI_WRCSLAT_F2_WIDTH          6                    
#define TDFI_WRCSLAT_F3_ADDR           254                  
#define TDFI_WRCSLAT_F3_OFFSET         16                   
#define TDFI_WRCSLAT_F3_WIDTH          6                    
#define TDFI_WRLVL_EN_ADDR             236                  
#define TDFI_WRLVL_EN_OFFSET           0                    
#define TDFI_WRLVL_EN_WIDTH            8                    
#define TDFI_WRLVL_MAX_ADDR            238                  
#define TDFI_WRLVL_MAX_OFFSET          0                    
#define TDFI_WRLVL_MAX_WIDTH           32                   
#define TDFI_WRLVL_RESP_ADDR           237                  
#define TDFI_WRLVL_RESP_OFFSET         0                    
#define TDFI_WRLVL_RESP_WIDTH          32                   
#define TDFI_WRLVL_WW_ADDR             236                  
#define TDFI_WRLVL_WW_OFFSET           8                    
#define TDFI_WRLVL_WW_WIDTH            10                   
#define TDLL_F0_ADDR                   27                   
#define TDLL_F0_OFFSET                 0                    
#define TDLL_F0_WIDTH                  16                   
#define TDLL_F1_ADDR                   27                   
#define TDLL_F1_OFFSET                 16                   
#define TDLL_F1_WIDTH                  16                   
#define TDLL_F2_ADDR                   28                   
#define TDLL_F2_OFFSET                 0                    
#define TDLL_F2_WIDTH                  16                   
#define TDLL_F3_ADDR                   28                   
#define TDLL_F3_OFFSET                 16                   
#define TDLL_F3_WIDTH                  16                   
#define TDPD_CNT_DONE_STATUS_ADDR      87                   
#define TDPD_CNT_DONE_STATUS_OFFSET    24                   
#define TDPD_CNT_DONE_STATUS_WIDTH     2                    
#define TDPD_F0_ADDR                   84                   
#define TDPD_F0_OFFSET                 8                    
#define TDPD_F0_WIDTH                  24                   
#define TDPD_F1_ADDR                   85                   
#define TDPD_F1_OFFSET                 0                    
#define TDPD_F1_WIDTH                  24                   
#define TDPD_F2_ADDR                   86                   
#define TDPD_F2_OFFSET                 0                    
#define TDPD_F2_WIDTH                  24                   
#define TDPD_F3_ADDR                   87                   
#define TDPD_F3_OFFSET                 0                    
#define TDPD_F3_WIDTH                  24                   
#define TDQSCK_MAX_F0_ADDR             179                  
#define TDQSCK_MAX_F0_OFFSET           16                   
#define TDQSCK_MAX_F0_WIDTH            4                    
#define TDQSCK_MAX_F1_ADDR             180                  
#define TDQSCK_MAX_F1_OFFSET           0                    
#define TDQSCK_MAX_F1_WIDTH            4                    
#define TDQSCK_MAX_F2_ADDR             180                  
#define TDQSCK_MAX_F2_OFFSET           16                   
#define TDQSCK_MAX_F2_WIDTH            4                    
#define TDQSCK_MAX_F3_ADDR             181                  
#define TDQSCK_MAX_F3_OFFSET           0                    
#define TDQSCK_MAX_F3_WIDTH            4                    
#define TDQSCK_MIN_F0_ADDR             179                  
#define TDQSCK_MIN_F0_OFFSET           24                   
#define TDQSCK_MIN_F0_WIDTH            2                    
#define TDQSCK_MIN_F1_ADDR             180                  
#define TDQSCK_MIN_F1_OFFSET           8                    
#define TDQSCK_MIN_F1_WIDTH            2                    
#define TDQSCK_MIN_F2_ADDR             180                  
#define TDQSCK_MIN_F2_OFFSET           24                   
#define TDQSCK_MIN_F2_WIDTH            2                    
#define TDQSCK_MIN_F3_ADDR             181                  
#define TDQSCK_MIN_F3_OFFSET           8                    
#define TDQSCK_MIN_F3_WIDTH            2                    
#define TFAW_F0_ADDR                   33                   
#define TFAW_F0_OFFSET                 24                   
#define TFAW_F0_WIDTH                  8                    
#define TFAW_F1_ADDR                   35                   
#define TFAW_F1_OFFSET                 8                    
#define TFAW_F1_WIDTH                  8                    
#define TFAW_F2_ADDR                   36                   
#define TFAW_F2_OFFSET                 24                   
#define TFAW_F2_WIDTH                  8                    
#define TFAW_F3_ADDR                   38                   
#define TFAW_F3_OFFSET                 8                    
#define TFAW_F3_WIDTH                  8                    
#define TINIT3_F0_ADDR                 10                   
#define TINIT3_F0_OFFSET               0                    
#define TINIT3_F0_WIDTH                24                   
#define TINIT3_F1_ADDR                 14                   
#define TINIT3_F1_OFFSET               0                    
#define TINIT3_F1_WIDTH                24                   
#define TINIT3_F2_ADDR                 18                   
#define TINIT3_F2_OFFSET               0                    
#define TINIT3_F2_WIDTH                24                   
#define TINIT3_F3_ADDR                 22                   
#define TINIT3_F3_OFFSET               0                    
#define TINIT3_F3_WIDTH                24                   
#define TINIT4_F0_ADDR                 11                   
#define TINIT4_F0_OFFSET               0                    
#define TINIT4_F0_WIDTH                24                   
#define TINIT4_F1_ADDR                 15                   
#define TINIT4_F1_OFFSET               0                    
#define TINIT4_F1_WIDTH                24                   
#define TINIT4_F2_ADDR                 19                   
#define TINIT4_F2_OFFSET               0                    
#define TINIT4_F2_WIDTH                24                   
#define TINIT4_F3_ADDR                 23                   
#define TINIT4_F3_OFFSET               0                    
#define TINIT4_F3_WIDTH                24                   
#define TINIT5_F0_ADDR                 12                   
#define TINIT5_F0_OFFSET               0                    
#define TINIT5_F0_WIDTH                24                   
#define TINIT5_F1_ADDR                 16                   
#define TINIT5_F1_OFFSET               0                    
#define TINIT5_F1_WIDTH                24                   
#define TINIT5_F2_ADDR                 20                   
#define TINIT5_F2_OFFSET               0                    
#define TINIT5_F2_WIDTH                24                   
#define TINIT5_F3_ADDR                 24                   
#define TINIT5_F3_OFFSET               0                    
#define TINIT5_F3_WIDTH                24                   
#define TINIT_F0_ADDR                  9                    
#define TINIT_F0_OFFSET                8                    
#define TINIT_F0_WIDTH                 24                   
#define TINIT_F1_ADDR                  13                   
#define TINIT_F1_OFFSET                0                    
#define TINIT_F1_WIDTH                 24                   
#define TINIT_F2_ADDR                  17                   
#define TINIT_F2_OFFSET                0                    
#define TINIT_F2_WIDTH                 24                   
#define TINIT_F3_ADDR                  21                   
#define TINIT_F3_OFFSET                0                    
#define TINIT_F3_WIDTH                 24                   
#define TMOD_F0_ADDR                   39                   
#define TMOD_F0_OFFSET                 0                    
#define TMOD_F0_WIDTH                  8                    
#define TMOD_F1_ADDR                   41                   
#define TMOD_F1_OFFSET                 0                    
#define TMOD_F1_WIDTH                  8                    
#define TMOD_F2_ADDR                   43                   
#define TMOD_F2_OFFSET                 0                    
#define TMOD_F2_WIDTH                  8                    
#define TMOD_F3_ADDR                   45                   
#define TMOD_F3_OFFSET                 0                    
#define TMOD_F3_WIDTH                  8                    
#define TMRD_F0_ADDR                   38                   
#define TMRD_F0_OFFSET                 24                   
#define TMRD_F0_WIDTH                  5                    
#define TMRD_F1_ADDR                   40                   
#define TMRD_F1_OFFSET                 24                   
#define TMRD_F1_WIDTH                  5                    
#define TMRD_F2_ADDR                   42                   
#define TMRD_F2_OFFSET                 24                   
#define TMRD_F2_WIDTH                  5                    
#define TMRD_F3_ADDR                   44                   
#define TMRD_F3_OFFSET                 24                   
#define TMRD_F3_WIDTH                  5                    
#define TMRR_ADDR                      48                   
#define TMRR_OFFSET                    24                   
#define TMRR_WIDTH                     4                    
#define TMRRI_F0_ADDR                  64                   
#define TMRRI_F0_OFFSET                0                    
#define TMRRI_F0_WIDTH                 8                    
#define TMRRI_F1_ADDR                  64                   
#define TMRRI_F1_OFFSET                8                    
#define TMRRI_F1_WIDTH                 8                    
#define TMRRI_F2_ADDR                  64                   
#define TMRRI_F2_OFFSET                16                   
#define TMRRI_F2_WIDTH                 8                    
#define TMRRI_F3_ADDR                  64                   
#define TMRRI_F3_OFFSET                24                   
#define TMRRI_F3_WIDTH                 8                    
#define TMRZ_F0_ADDR                   50                   
#define TMRZ_F0_OFFSET                 8                    
#define TMRZ_F0_WIDTH                  5                    
#define TMRZ_F1_ADDR                   50                   
#define TMRZ_F1_OFFSET                 16                   
#define TMRZ_F1_WIDTH                  5                    
#define TMRZ_F2_ADDR                   50                   
#define TMRZ_F2_OFFSET                 24                   
#define TMRZ_F2_WIDTH                  5                    
#define TMRZ_F3_ADDR                   51                   
#define TMRZ_F3_OFFSET                 0                    
#define TMRZ_F3_WIDTH                  5                    
#define TODTH_RD_ADDR                  170                  
#define TODTH_RD_OFFSET                8                    
#define TODTH_RD_WIDTH                 4                    
#define TODTH_WR_ADDR                  170                  
#define TODTH_WR_OFFSET                0                    
#define TODTH_WR_WIDTH                 4                    
#define TODTL_2CMD_F0_ADDR             169                  
#define TODTL_2CMD_F0_OFFSET           0                    
#define TODTL_2CMD_F0_WIDTH            8                    
#define TODTL_2CMD_F1_ADDR             169                  
#define TODTL_2CMD_F1_OFFSET           8                    
#define TODTL_2CMD_F1_WIDTH            8                    
#define TODTL_2CMD_F2_ADDR             169                  
#define TODTL_2CMD_F2_OFFSET           16                   
#define TODTL_2CMD_F2_WIDTH            8                    
#define TODTL_2CMD_F3_ADDR             169                  
#define TODTL_2CMD_F3_OFFSET           24                   
#define TODTL_2CMD_F3_WIDTH            8                    
#define TPDEX_F0_ADDR                  60                   
#define TPDEX_F0_OFFSET                0                    
#define TPDEX_F0_WIDTH                 16                   
#define TPDEX_F1_ADDR                  60                   
#define TPDEX_F1_OFFSET                16                   
#define TPDEX_F1_WIDTH                 16                   
#define TPDEX_F2_ADDR                  61                   
#define TPDEX_F2_OFFSET                0                    
#define TPDEX_F2_WIDTH                 16                   
#define TPDEX_F3_ADDR                  61                   
#define TPDEX_F3_OFFSET                16                   
#define TPDEX_F3_WIDTH                 16                   
#define TRAS_LOCKOUT_ADDR              51                   
#define TRAS_LOCKOUT_OFFSET            24                   
#define TRAS_LOCKOUT_WIDTH             1                    
#define TRAS_MAX_F0_ADDR               39                   
#define TRAS_MAX_F0_OFFSET             8                    
#define TRAS_MAX_F0_WIDTH              17                   
#define TRAS_MAX_F1_ADDR               41                   
#define TRAS_MAX_F1_OFFSET             8                    
#define TRAS_MAX_F1_WIDTH              17                   
#define TRAS_MAX_F2_ADDR               43                   
#define TRAS_MAX_F2_OFFSET             8                    
#define TRAS_MAX_F2_WIDTH              17                   
#define TRAS_MAX_F3_ADDR               45                   
#define TRAS_MAX_F3_OFFSET             8                    
#define TRAS_MAX_F3_WIDTH              17                   
#define TRAS_MIN_F0_ADDR               33                   
#define TRAS_MIN_F0_OFFSET             0                    
#define TRAS_MIN_F0_WIDTH              8                    
#define TRAS_MIN_F1_ADDR               34                   
#define TRAS_MIN_F1_OFFSET             16                   
#define TRAS_MIN_F1_WIDTH              8                    
#define TRAS_MIN_F2_ADDR               36                   
#define TRAS_MIN_F2_OFFSET             0                    
#define TRAS_MIN_F2_WIDTH              8                    
#define TRAS_MIN_F3_ADDR               37                   
#define TRAS_MIN_F3_OFFSET             16                   
#define TRAS_MIN_F3_WIDTH              8                    
#define TRCD_F0_ADDR                   46                   
#define TRCD_F0_OFFSET                 24                   
#define TRCD_F0_WIDTH                  8                    
#define TRCD_F1_ADDR                   47                   
#define TRCD_F1_OFFSET                 8                    
#define TRCD_F1_WIDTH                  8                    
#define TRCD_F2_ADDR                   47                   
#define TRCD_F2_OFFSET                 24                   
#define TRCD_F2_WIDTH                  8                    
#define TRCD_F3_ADDR                   48                   
#define TRCD_F3_OFFSET                 8                    
#define TRCD_F3_WIDTH                  8                    
#define TRC_F0_ADDR                    32                   
#define TRC_F0_OFFSET                  24                   
#define TRC_F0_WIDTH                   8                    
#define TRC_F1_ADDR                    34                   
#define TRC_F1_OFFSET                  8                    
#define TRC_F1_WIDTH                   8                    
#define TRC_F2_ADDR                    35                   
#define TRC_F2_OFFSET                  24                   
#define TRC_F2_WIDTH                   8                    
#define TRC_F3_ADDR                    37                   
#define TRC_F3_OFFSET                  8                    
#define TRC_F3_WIDTH                   8                    
#define TREF_ENABLE_ADDR               55                   
#define TREF_ENABLE_OFFSET             8                    
#define TREF_ENABLE_WIDTH              1                    
#define TREF_F0_ADDR                   56                   
#define TREF_F0_OFFSET                 0                    
#define TREF_F0_WIDTH                  16                   
#define TREF_F1_ADDR                   57                   
#define TREF_F1_OFFSET                 0                    
#define TREF_F1_WIDTH                  16                   
#define TREF_F2_ADDR                   58                   
#define TREF_F2_OFFSET                 0                    
#define TREF_F2_WIDTH                  16                   
#define TREF_F3_ADDR                   59                   
#define TREF_F3_OFFSET                 0                    
#define TREF_F3_WIDTH                  16                   
#define TRFC_F0_ADDR                   55                   
#define TRFC_F0_OFFSET                 16                   
#define TRFC_F0_WIDTH                  10                   
#define TRFC_F1_ADDR                   56                   
#define TRFC_F1_OFFSET                 16                   
#define TRFC_F1_WIDTH                  10                   
#define TRFC_F2_ADDR                   57                   
#define TRFC_F2_OFFSET                 16                   
#define TRFC_F2_WIDTH                  10                   
#define TRFC_F3_ADDR                   58                   
#define TRFC_F3_OFFSET                 16                   
#define TRFC_F3_WIDTH                  10                   
#define TRP_AB_F0_ADDR                 53                   
#define TRP_AB_F0_OFFSET               8                    
#define TRP_AB_F0_WIDTH                8                    
#define TRP_AB_F1_ADDR                 53                   
#define TRP_AB_F1_OFFSET               16                   
#define TRP_AB_F1_WIDTH                8                    
#define TRP_AB_F2_ADDR                 53                   
#define TRP_AB_F2_OFFSET               24                   
#define TRP_AB_F2_WIDTH                8                    
#define TRP_AB_F3_ADDR                 54                   
#define TRP_AB_F3_OFFSET               0                    
#define TRP_AB_F3_WIDTH                8                    
#define TRP_F0_ADDR                    33                   
#define TRP_F0_OFFSET                  16                   
#define TRP_F0_WIDTH                   8                    
#define TRP_F1_ADDR                    35                   
#define TRP_F1_OFFSET                  0                    
#define TRP_F1_WIDTH                   8                    
#define TRP_F2_ADDR                    36                   
#define TRP_F2_OFFSET                  16                   
#define TRP_F2_WIDTH                   8                    
#define TRP_F3_ADDR                    38                   
#define TRP_F3_OFFSET                  0                    
#define TRP_F3_WIDTH                   8                    
#define TRRD_F0_ADDR                   32                   
#define TRRD_F0_OFFSET                 16                   
#define TRRD_F0_WIDTH                  8                    
#define TRRD_F1_ADDR                   34                   
#define TRRD_F1_OFFSET                 0                    
#define TRRD_F1_WIDTH                  8                    
#define TRRD_F2_ADDR                   35                   
#define TRRD_F2_OFFSET                 16                   
#define TRRD_F2_WIDTH                  8                    
#define TRRD_F3_ADDR                   37                   
#define TRRD_F3_OFFSET                 0                    
#define TRRD_F3_WIDTH                  8                    
#define TRST_PWRON_ADDR                25                   
#define TRST_PWRON_OFFSET              0                    
#define TRST_PWRON_WIDTH               32                   
#define TRTP_F0_ADDR                   38                   
#define TRTP_F0_OFFSET                 16                   
#define TRTP_F0_WIDTH                  4                    
#define TRTP_F1_ADDR                   40                   
#define TRTP_F1_OFFSET                 16                   
#define TRTP_F1_WIDTH                  4                    
#define TRTP_F2_ADDR                   42                   
#define TRTP_F2_OFFSET                 16                   
#define TRTP_F2_WIDTH                  4                    
#define TRTP_F3_ADDR                   44                   
#define TRTP_F3_OFFSET                 16                   
#define TRTP_F3_WIDTH                  4                    
#define TWO_PASS_GATE_ADDR             190                  
#define TWO_PASS_GATE_OFFSET           16                   
#define TWO_PASS_GATE_WIDTH            1                    
#define TWR_F0_ADDR                    47                   
#define TWR_F0_OFFSET                  0                    
#define TWR_F0_WIDTH                   6                    
#define TWR_F1_ADDR                    47                   
#define TWR_F1_OFFSET                  16                   
#define TWR_F1_WIDTH                   6                    
#define TWR_F2_ADDR                    48                   
#define TWR_F2_OFFSET                  0                    
#define TWR_F2_WIDTH                   6                    
#define TWR_F3_ADDR                    48                   
#define TWR_F3_OFFSET                  16                   
#define TWR_F3_WIDTH                   6                    
#define TWTR_F0_ADDR                   33                   
#define TWTR_F0_OFFSET                 8                    
#define TWTR_F0_WIDTH                  6                    
#define TWTR_F1_ADDR                   34                   
#define TWTR_F1_OFFSET                 24                   
#define TWTR_F1_WIDTH                  6                    
#define TWTR_F2_ADDR                   36                   
#define TWTR_F2_OFFSET                 8                    
#define TWTR_F2_WIDTH                  6                    
#define TWTR_F3_ADDR                   37                   
#define TWTR_F3_OFFSET                 24                   
#define TWTR_F3_WIDTH                  6                    
#define TXPDLL_F0_ADDR                 62                   
#define TXPDLL_F0_OFFSET               0                    
#define TXPDLL_F0_WIDTH                16                   
#define TXPDLL_F1_ADDR                 62                   
#define TXPDLL_F1_OFFSET               16                   
#define TXPDLL_F1_WIDTH                16                   
#define TXPDLL_F2_ADDR                 63                   
#define TXPDLL_F2_OFFSET               0                    
#define TXPDLL_F2_WIDTH                16                   
#define TXPDLL_F3_ADDR                 63                   
#define TXPDLL_F3_OFFSET               16                   
#define TXPDLL_F3_WIDTH                16                   
#define TXSNR_F0_ADDR                  65                   
#define TXSNR_F0_OFFSET                16                   
#define TXSNR_F0_WIDTH                 16                   
#define TXSNR_F1_ADDR                  66                   
#define TXSNR_F1_OFFSET                16                   
#define TXSNR_F1_WIDTH                 16                   
#define TXSNR_F2_ADDR                  67                   
#define TXSNR_F2_OFFSET                16                   
#define TXSNR_F2_WIDTH                 16                   
#define TXSNR_F3_ADDR                  68                   
#define TXSNR_F3_OFFSET                16                   
#define TXSNR_F3_WIDTH                 16                   
#define TXSR_F0_ADDR                   65                   
#define TXSR_F0_OFFSET                 0                    
#define TXSR_F0_WIDTH                  16                   
#define TXSR_F1_ADDR                   66                   
#define TXSR_F1_OFFSET                 0                    
#define TXSR_F1_WIDTH                  16                   
#define TXSR_F2_ADDR                   67                   
#define TXSR_F2_OFFSET                 0                    
#define TXSR_F2_WIDTH                  16                   
#define TXSR_F3_ADDR                   68                   
#define TXSR_F3_OFFSET                 0                    
#define TXSR_F3_WIDTH                  16                   
#define UPDATE_ERROR_STATUS_ADDR       212                  
#define UPDATE_ERROR_STATUS_OFFSET     16                   
#define UPDATE_ERROR_STATUS_WIDTH      7                    
#define VERSION_ADDR                   0                    
#define VERSION_OFFSET                 16                   
#define VERSION_WIDTH                  16                   
#define W2R_DIFFCS_DLY_F0_ADDR         174                  
#define W2R_DIFFCS_DLY_F0_OFFSET       8                    
#define W2R_DIFFCS_DLY_F0_WIDTH        5                    
#define W2R_DIFFCS_DLY_F1_ADDR         175                  
#define W2R_DIFFCS_DLY_F1_OFFSET       8                    
#define W2R_DIFFCS_DLY_F1_WIDTH        5                    
#define W2R_DIFFCS_DLY_F2_ADDR         176                  
#define W2R_DIFFCS_DLY_F2_OFFSET       8                    
#define W2R_DIFFCS_DLY_F2_WIDTH        5                    
#define W2R_DIFFCS_DLY_F3_ADDR         177                  
#define W2R_DIFFCS_DLY_F3_OFFSET       8                    
#define W2R_DIFFCS_DLY_F3_WIDTH        5                    
#define W2R_SAMECS_DLY_ADDR            179                  
#define W2R_SAMECS_DLY_OFFSET          0                    
#define W2R_SAMECS_DLY_WIDTH           5                    
#define W2R_SPLIT_EN_ADDR              145                  
#define W2R_SPLIT_EN_OFFSET            0                    
#define W2R_SPLIT_EN_WIDTH             1                    
#define W2W_DIFFCS_DLY_F0_ADDR         174                  
#define W2W_DIFFCS_DLY_F0_OFFSET       16                   
#define W2W_DIFFCS_DLY_F0_WIDTH        5                    
#define W2W_DIFFCS_DLY_F1_ADDR         175                  
#define W2W_DIFFCS_DLY_F1_OFFSET       16                   
#define W2W_DIFFCS_DLY_F1_WIDTH        5                    
#define W2W_DIFFCS_DLY_F2_ADDR         176                  
#define W2W_DIFFCS_DLY_F2_OFFSET       16                   
#define W2W_DIFFCS_DLY_F2_WIDTH        5                    
#define W2W_DIFFCS_DLY_F3_ADDR         177                  
#define W2W_DIFFCS_DLY_F3_OFFSET       16                   
#define W2W_DIFFCS_DLY_F3_WIDTH        5                    
#define W2W_SAMECS_DLY_ADDR            179                  
#define W2W_SAMECS_DLY_OFFSET          8                    
#define W2W_SAMECS_DLY_WIDTH           5                    
#define WLDQSEN_ADDR                   184                  
#define WLDQSEN_OFFSET                 8                    
#define WLDQSEN_WIDTH                  6                    
#define WLMRD_ADDR                     184                  
#define WLMRD_OFFSET                   16                   
#define WLMRD_WIDTH                    6                    
#define WRITEINTERP_ADDR               46                   
#define WRITEINTERP_OFFSET             16                   
#define WRITEINTERP_WIDTH              1                    
#define WRITE_DATA_FIFO_DEPTH_ADDR     2                    
#define WRITE_DATA_FIFO_DEPTH_OFFSET   8                    
#define WRITE_DATA_FIFO_DEPTH_WIDTH    8                    
#define WRITE_DATA_FIFO_PTR_WIDTH_ADDR 2                    
#define WRITE_DATA_FIFO_PTR_WIDTH_OFFSET 16                   
#define WRITE_DATA_FIFO_PTR_WIDTH_WIDTH 8                    
#define WRITE_MODEREG_ADDR             99                   
#define WRITE_MODEREG_OFFSET           0                    
#define WRITE_MODEREG_WIDTH            26                   
#define WRLAT_ADJ_F0_ADDR              219                  
#define WRLAT_ADJ_F0_OFFSET            8                    
#define WRLAT_ADJ_F0_WIDTH             6                    
#define WRLAT_ADJ_F1_ADDR              224                  
#define WRLAT_ADJ_F1_OFFSET            8                    
#define WRLAT_ADJ_F1_WIDTH             6                    
#define WRLAT_ADJ_F2_ADDR              229                  
#define WRLAT_ADJ_F2_OFFSET            8                    
#define WRLAT_ADJ_F2_WIDTH             6                    
#define WRLAT_ADJ_F3_ADDR              234                  
#define WRLAT_ADJ_F3_OFFSET            8                    
#define WRLAT_ADJ_F3_WIDTH             6                    
#define WRLAT_F0_ADDR                  29                   
#define WRLAT_F0_OFFSET                8                    
#define WRLAT_F0_WIDTH                 5                    
#define WRLAT_F1_ADDR                  30                   
#define WRLAT_F1_OFFSET                0                    
#define WRLAT_F1_WIDTH                 5                    
#define WRLAT_F2_ADDR                  30                   
#define WRLAT_F2_OFFSET                24                   
#define WRLAT_F2_WIDTH                 5                    
#define WRLAT_F3_ADDR                  31                   
#define WRLAT_F3_OFFSET                16                   
#define WRLAT_F3_WIDTH                 5                    
#define WRLVL_AREF_EN_ADDR             186                  
#define WRLVL_AREF_EN_OFFSET           16                   
#define WRLVL_AREF_EN_WIDTH            1                    
#define WRLVL_CS_ADDR                  184                  
#define WRLVL_CS_OFFSET                0                    
#define WRLVL_CS_WIDTH                 1                    
#define WRLVL_CS_MAP_ADDR              187                  
#define WRLVL_CS_MAP_OFFSET            0                    
#define WRLVL_CS_MAP_WIDTH             2                    
#define WRLVL_EN_ADDR                  184                  
#define WRLVL_EN_OFFSET                24                   
#define WRLVL_EN_WIDTH                 1                    
#define WRLVL_ERROR_STATUS_ADDR        187                  
#define WRLVL_ERROR_STATUS_OFFSET      8                    
#define WRLVL_ERROR_STATUS_WIDTH       2                    
#define WRLVL_INTERVAL_ADDR            185                  
#define WRLVL_INTERVAL_OFFSET          0                    
#define WRLVL_INTERVAL_WIDTH           16                   
#define WRLVL_ON_SREF_EXIT_ADDR        186                  
#define WRLVL_ON_SREF_EXIT_OFFSET      0                    
#define WRLVL_ON_SREF_EXIT_WIDTH       1                    
#define WRLVL_PERIODIC_ADDR            185                  
#define WRLVL_PERIODIC_OFFSET          24                   
#define WRLVL_PERIODIC_WIDTH           1                    
#define WRLVL_REQ_ADDR                 183                  
#define WRLVL_REQ_OFFSET               24                   
#define WRLVL_REQ_WIDTH                1                    
#define WRLVL_RESP_MASK_ADDR           186                  
#define WRLVL_RESP_MASK_OFFSET         8                    
#define WRLVL_RESP_MASK_WIDTH          4                    
#define WRLVL_ROTATE_ADDR              186                  
#define WRLVL_ROTATE_OFFSET            24                   
#define WRLVL_ROTATE_WIDTH             1                    
#define WR_ORDER_REQ_ADDR              148                  
#define WR_ORDER_REQ_OFFSET            8                    
#define WR_ORDER_REQ_WIDTH             2                    
#define WR_TO_ODTH_F0_ADDR             171                  
#define WR_TO_ODTH_F0_OFFSET           24                   
#define WR_TO_ODTH_F0_WIDTH            5                    
#define WR_TO_ODTH_F1_ADDR             172                  
#define WR_TO_ODTH_F1_OFFSET           0                    
#define WR_TO_ODTH_F1_WIDTH            5                    
#define WR_TO_ODTH_F2_ADDR             172                  
#define WR_TO_ODTH_F2_OFFSET           8                    
#define WR_TO_ODTH_F2_WIDTH            5                    
#define WR_TO_ODTH_F3_ADDR             172                  
#define WR_TO_ODTH_F3_OFFSET           16                   
#define WR_TO_ODTH_F3_WIDTH            5                    
#define ZQCL_F0_ADDR                   131                  
#define ZQCL_F0_OFFSET                 0                    
#define ZQCL_F0_WIDTH                  12                   
#define ZQCL_F1_ADDR                   132                  
#define ZQCL_F1_OFFSET                 16                   
#define ZQCL_F1_WIDTH                  12                   
#define ZQCL_F2_ADDR                   134                  
#define ZQCL_F2_OFFSET                 0                    
#define ZQCL_F2_WIDTH                  12                   
#define ZQCL_F3_ADDR                   135                  
#define ZQCL_F3_OFFSET                 16                   
#define ZQCL_F3_WIDTH                  12                   
#define ZQCS_F0_ADDR                   131                  
#define ZQCS_F0_OFFSET                 16                   
#define ZQCS_F0_WIDTH                  12                   
#define ZQCS_F1_ADDR                   133                  
#define ZQCS_F1_OFFSET                 0                    
#define ZQCS_F1_WIDTH                  12                   
#define ZQCS_F2_ADDR                   134                  
#define ZQCS_F2_OFFSET                 16                   
#define ZQCS_F2_WIDTH                  12                   
#define ZQCS_F3_ADDR                   136                  
#define ZQCS_F3_OFFSET                 0                    
#define ZQCS_F3_WIDTH                  12                   
#define ZQCS_ROTATE_ADDR               140                  
#define ZQCS_ROTATE_OFFSET             24                   
#define ZQCS_ROTATE_WIDTH              1                    
#define ZQINIT_F0_ADDR                 130                  
#define ZQINIT_F0_OFFSET               8                    
#define ZQINIT_F0_WIDTH                12                   
#define ZQINIT_F1_ADDR                 132                  
#define ZQINIT_F1_OFFSET               0                    
#define ZQINIT_F1_WIDTH                12                   
#define ZQINIT_F2_ADDR                 133                  
#define ZQINIT_F2_OFFSET               16                   
#define ZQINIT_F2_WIDTH                12                   
#define ZQINIT_F3_ADDR                 135                  
#define ZQINIT_F3_OFFSET               0                    
#define ZQINIT_F3_WIDTH                12                   
#define ZQRESET_F0_ADDR                138                  
#define ZQRESET_F0_OFFSET              8                    
#define ZQRESET_F0_WIDTH               12                   
#define ZQRESET_F1_ADDR                139                  
#define ZQRESET_F1_OFFSET              0                    
#define ZQRESET_F1_WIDTH               12                   
#define ZQRESET_F2_ADDR                139                  
#define ZQRESET_F2_OFFSET              16                   
#define ZQRESET_F2_WIDTH               12                   
#define ZQRESET_F3_ADDR                140                  
#define ZQRESET_F3_OFFSET              0                    
#define ZQRESET_F3_WIDTH               12                   
#define ZQ_INTERVAL_ADDR               137                  
#define ZQ_INTERVAL_OFFSET             0                    
#define ZQ_INTERVAL_WIDTH              32                   
#define ZQ_IN_PROGRESS_ADDR            138                  
#define ZQ_IN_PROGRESS_OFFSET          0                    
#define ZQ_IN_PROGRESS_WIDTH           1                    
#define ZQ_ON_SREF_EXIT_ADDR           136                  
#define ZQ_ON_SREF_EXIT_OFFSET         24                   
#define ZQ_ON_SREF_EXIT_WIDTH          4                    
#define ZQ_REQ_ADDR                    136                  
#define ZQ_REQ_OFFSET                  16                   
#define ZQ_REQ_WIDTH                   4                    

