{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514487442953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487442954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:57:22 2017 " "Processing started: Thu Dec 28 19:57:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487442954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487442954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487442954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1514487443483 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkctrl_main.qsys " "Elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487458777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:43 Progress: Loading fpga-rbpi/clkctrl_main.qsys " "2017.12.28.19:57:43 Progress: Loading fpga-rbpi/clkctrl_main.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487463733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Reading input file " "2017.12.28.19:57:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\] " "2017.12.28.19:57:44 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Parameterizing module altclkctrl_0 " "2017.12.28.19:57:44 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Building connections " "2017.12.28.19:57:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Parameterizing connections " "2017.12.28.19:57:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:44 Progress: Validating " "2017.12.28.19:57:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487464906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:45 Progress: Done reading input file " "2017.12.28.19:57:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487465773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:45 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E. " "2017.12.28.19:57:45 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487465920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.28.19:57:45 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2017.12.28.19:57:45 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487465920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH " "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487469710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487470003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487470428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files " "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487470429 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkctrl_main.qsys " "Finished elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-counter_arch " "Found design unit 1: clkdiv-counter_arch" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471736 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dac-SYN " "Found design unit 1: pll_dac-SYN" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471737 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac5672_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac5672_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac5672_interface-dac5672_interface_arch " "Found design unit 1: dac5672_interface-dac5672_interface_arch" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471738 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac5672_interface " "Found entity 1: dac5672_interface" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rx_clock_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rx_clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_clock_mux-clock_mux_arch " "Found design unit 1: tx_rx_clock_mux-clock_mux_arch" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471738 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_clock_mux " "Found entity 1: tx_rx_clock_mux" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave-i2c_slave_arch " "Found design unit 1: i2c_slave-i2c_slave_arch" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup.vhd 4 2 " "Found 4 design units, including 2 entities, in source file setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_interface-setup_arch " "Found design unit 1: setup_interface-setup_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io_select-select_arch " "Found design unit 2: io_select-select_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_interface " "Found entity 1: setup_interface" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_select " "Found entity 2: io_select" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_nco.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rf_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_nco2-nco_arch " "Found design unit 1: rf_nco2-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471740 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf_nco-nco_arch " "Found design unit 2: rf_nco-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471740 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_nco2 " "Found entity 1: rf_nco2" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471740 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf_nco " "Found entity 2: rf_nco" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/rf_nco.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv320aic20k_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlv320aic20k_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLV320AIC20K_interface-Codec_ctrl " "Found design unit 1: TLV320AIC20K_interface-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471741 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLV320AIC20K_interface " "Found entity 1: TLV320AIC20K_interface" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7760_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7760_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7760_interface-ad7760_interface_arch " "Found design unit 1: ad7760_interface-ad7760_interface_arch" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471742 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7760_interface " "Found entity 1: ad7760_interface" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downmix_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downmix_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_dec-down_dec_arch " "Found design unit 1: down_dec-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471742 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_dec " "Found entity 1: down_dec" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 14 7 " "Found 14 design units, including 7 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomux_sp-mux_arch " "Found design unit 1: audiomux_sp-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 squelch-sq_arch " "Found design unit 2: squelch-sq_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audiomux_tx-mux_arch " "Found design unit 3: audiomux_tx-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rx_audio_antialias_lpf-antialias_arch " "Found design unit 4: rx_audio_antialias_lpf-antialias_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 audio_filt-filter_arch " "Found design unit 5: audio_filt-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 audio_filt_bypass-filter_arch " "Found design unit 6: audio_filt_bypass-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 744 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 audio_mux_source-mux_arch " "Found design unit 7: audio_mux_source-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomux_sp " "Found entity 1: audiomux_sp" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "2 squelch " "Found entity 2: squelch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomux_tx " "Found entity 3: audiomux_tx" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_audio_antialias_lpf " "Found entity 4: rx_audio_antialias_lpf" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_filt " "Found entity 5: audio_filt" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_filt_bypass " "Found entity 6: audio_filt_bypass" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_mux_source " "Found entity 7: audio_mux_source" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/audio.vhd" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_b-SYN " "Found design unit 1: pll_b-SYN" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471745 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_b " "Found entity 1: pll_b" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_arch " "Found design unit 1: uart-uart_arch" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471745 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "control_interface.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_select-select_arch " "Found design unit 1: clk_select-select_arch" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/clock_select.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471746 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_select " "Found entity 1: clk_select" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/clock_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-arch " "Found design unit 1: i2s_master-arch" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471746 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddsmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ddsmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddsmem-SYN " "Found design unit 1: ddsmem-SYN" {  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddsmem " "Found entity 1: ddsmem" {  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roofing_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roofing_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roofing_filt-filter_arch " "Found design unit 1: roofing_filt-filter_arch" {  } { { "roofing_filter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/roofing_filter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471748 ""} { "Info" "ISGN_ENTITY_NAME" "1 roofing_filt " "Found entity 1: roofing_filt" {  } { { "roofing_filter.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/roofing_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/clkctrl_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkctrl_main/clkctrl_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main " "Found entity 1: clkctrl_main" {  } { { "db/ip/clkctrl_main/clkctrl_main.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/clkctrl_main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main_altclkctrl_0_sub " "Found entity 1: clkctrl_main_altclkctrl_0_sub" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471806 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_main_altclkctrl_0 " "Found entity 2: clkctrl_main_altclkctrl_0" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487471806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487471806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trx " "Elaborating entity \"trx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514487471945 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEYn " "Pin \"KEYn\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514487471950 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_ext " "Pin \"clk_ext\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514487471950 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2224 1248 1296 2256 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1514487471950 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst16 " "Primitive \"OR2\" of instance \"inst16\" not used" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2208 1304 1368 2256 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1514487471950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7760_interface ad7760_interface:inst0 " "Elaborating entity \"ad7760_interface\" for hierarchy \"ad7760_interface:inst0\"" {  } { { "trx.bdf" "inst0" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 56 424 640 264 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Status_read ad7760_interface.vhd(24) " "Verilog HDL or VHDL warning at ad7760_interface.vhd(24): object \"ADC_Status_read\" assigned a value but never read" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514487471990 "|trx|ad7760_interface:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setup_interface setup_interface:inst12 " "Elaborating entity \"setup_interface\" for hierarchy \"setup_interface:inst12\"" {  } { { "trx.bdf" "inst12" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1768 968 1184 2136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR setup.vhd(44) " "VHDL Process Statement warning at setup.vhd(44): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514487471992 "|trx|setup_interface:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface control_interface:inst11 " "Elaborating entity \"control_interface\" for hierarchy \"control_interface:inst11\"" {  } { { "trx.bdf" "inst11" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1768 408 784 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_select control_interface:inst11\|io_select:inst3 " "Elaborating entity \"io_select\" for hierarchy \"control_interface:inst11\|io_select:inst3\"" {  } { { "control_interface.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 176 680 896 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave control_interface:inst11\|i2c_slave:inst " "Elaborating entity \"i2c_slave\" for hierarchy \"control_interface:inst11\|i2c_slave:inst\"" {  } { { "control_interface.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 112 248 488 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop i2c_slave.vhd(22) " "Verilog HDL or VHDL warning at i2c_slave.vhd(22): object \"stop\" assigned a value but never read" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514487471995 "|trx|control_interface:inst11|i2c_slave:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart control_interface:inst11\|uart:inst2 " "Elaborating entity \"uart\" for hierarchy \"control_interface:inst11\|uart:inst2\"" {  } { { "control_interface.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/control_interface.bdf" { { 304 248 488 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "trx.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -432 440 608 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV320AIC20K_interface TLV320AIC20K_interface:inst4 " "Elaborating entity \"TLV320AIC20K_interface\" for hierarchy \"TLV320AIC20K_interface:inst4\"" {  } { { "trx.bdf" "inst4" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1224 2272 2504 1432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487471998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done tlv320aic20k_interface.vhd(225) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(225): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514487472001 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(226) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(226): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514487472001 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(229) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(229): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514487472001 "|trx|TLV320AIC20K_interface:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:inst28 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:inst28\"" {  } { { "trx.bdf" "inst28" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 768 2728 2960 912 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_clock_mux tx_rx_clock_mux:inst8 " "Elaborating entity \"tx_rx_clock_mux\" for hierarchy \"tx_rx_clock_mux:inst8\"" {  } { { "trx.bdf" "inst8" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 672 552 704 784 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_dec down_dec:inst6 " "Elaborating entity \"down_dec\" for hierarchy \"down_dec:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 336 920 1152 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac pll_dac:inst2 " "Elaborating entity \"pll_dac\" for hierarchy \"pll_dac:inst2\"" {  } { { "trx.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_dac:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "altpll_component" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_dac:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_dac:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_dac:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type HIGH " "Parameter \"bandwidth_type\" = \"HIGH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_dac " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_dac\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472309 ""}  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514487472309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac_altpll " "Found entity 1: pll_dac_altpll" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487472352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487472352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac_altpll pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated " "Elaborating entity \"pll_dac_altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac5672_interface dac5672_interface:inst3 " "Elaborating entity \"dac5672_interface\" for hierarchy \"dac5672_interface:inst3\"" {  } { { "trx.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 2264 2472 -392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_data_rr dac5672_interface.vhd(22) " "Verilog HDL or VHDL warning at dac5672_interface.vhd(22): object \"B_data_rr\" assigned a value but never read" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514487472365 "|trx|dac5672_interface:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_data_rr dac5672_interface.vhd(22) " "Verilog HDL or VHDL warning at dac5672_interface.vhd(22): object \"A_data_rr\" assigned a value but never read" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514487472365 "|trx|dac5672_interface:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_clk_signal_3 dac5672_interface.vhd(23) " "Verilog HDL or VHDL warning at dac5672_interface.vhd(23): object \"DAC_clk_signal_3\" assigned a value but never read" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1514487472365 "|trx|dac5672_interface:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR dac5672_interface.vhd(74) " "VHDL Process Statement warning at dac5672_interface.vhd(74): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514487472365 "|trx|dac5672_interface:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_nco rf_nco:inst7 " "Elaborating entity \"rf_nco\" for hierarchy \"rf_nco:inst7\"" {  } { { "trx.bdf" "inst7" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -792 1328 1576 -648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddsmem ddsmem:inst " "Elaborating entity \"ddsmem\" for hierarchy \"ddsmem:inst\"" {  } { { "trx.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -832 1696 1952 -696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddsmem:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddsmem:inst\|altsyncram:altsyncram_component\"" {  } { { "ddsmem.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddsmem:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddsmem:inst\|altsyncram:altsyncram_component\"" {  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddsmem:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddsmem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/raw_cos_quarter_unsigned__12-13.mif " "Parameter \"init_file\" = \"./mif/raw_cos_quarter_unsigned__12-13.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487472465 ""}  } { { "ddsmem.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ddsmem.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514487472465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uot3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uot3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uot3 " "Found entity 1: altsyncram_uot3" {  } { { "db/altsyncram_uot3.tdf" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/altsyncram_uot3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487472505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487472505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uot3 ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated " "Elaborating entity \"altsyncram_uot3\" for hierarchy \"ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487472505 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_rx_clock_mux:inst8\|clk_out " "Found clock multiplexer tx_rx_clock_mux:inst8\|clk_out" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1514487473123 "|trx|tx_rx_clock_mux:inst8|clk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|strobe " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|strobe" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 89 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1514487473123 "|trx|control_interface:inst11|io_select:inst3|strobe"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|addr\[6\] " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|addr\[6\]" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 87 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1514487473123 "|trx|control_interface:inst11|io_select:inst3|addr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|addr\[7\] " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|addr\[7\]" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 87 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1514487473123 "|trx|control_interface:inst11|io_select:inst3|addr[7]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1514487473123 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "down_dec:inst6\|Qa_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"down_dec:inst6\|Qa_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 650 " "Parameter NUMWORDS_A set to 650" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 650 " "Parameter NUMWORDS_B set to 650" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "down_dec:inst6\|Ia_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"down_dec:inst6\|Ia_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 650 " "Parameter NUMWORDS_A set to 650" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 650 " "Parameter NUMWORDS_B set to 650" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1514487476926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1514487476926 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1514487476926 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "down_dec:inst6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"down_dec:inst6\|Mult1\"" {  } { { "downmix_decimation.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 467 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1514487476928 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "down_dec:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"down_dec:inst6\|Mult0\"" {  } { { "downmix_decimation.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 466 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1514487476928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1514487476928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "down_dec:inst6\|altsyncram:Qa_rtl_0 " "Elaborated megafunction instantiation \"down_dec:inst6\|altsyncram:Qa_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487476951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "down_dec:inst6\|altsyncram:Qa_rtl_0 " "Instantiated megafunction \"down_dec:inst6\|altsyncram:Qa_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 650 " "Parameter \"NUMWORDS_A\" = \"650\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 650 " "Parameter \"NUMWORDS_B\" = \"650\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487476951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514487476951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2h1 " "Found entity 1: altsyncram_k2h1" {  } { { "db/altsyncram_k2h1.tdf" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/altsyncram_k2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487476991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487476991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "down_dec:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"down_dec:inst6\|lpm_mult:Mult1\"" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 467 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487477050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "down_dec:inst6\|lpm_mult:Mult1 " "Instantiated megafunction \"down_dec:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514487477050 ""}  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/downmix_decimation.vhd" 467 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514487477050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514487477087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487477087 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "336 " "Ignored 336 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "336 " "Ignored 336 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1514487477702 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1514487477702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_nSYNC VCC " "Pin \"ADC_nSYNC\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 144 656 832 160 "ADC_nSYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514487480569 "|trx|ADC_nSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODEC_MS VCC " "Pin \"CODEC_MS\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1216 2632 2808 1232 "CODEC_MS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514487480569 "|trx|CODEC_MS"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODEC_PWRDWN_N VCC " "Pin \"CODEC_PWRDWN_N\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1296 2632 2808 1312 "CODEC_PWRDWN_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514487480569 "|trx|CODEC_PWRDWN_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE GND " "Pin \"DAC_MODE\" is stuck at GND" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -592 2496 2672 -576 "DAC_MODE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514487480569 "|trx|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514487480569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1514487480794 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[2\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[2\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1514487481071 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[1\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[1\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1514487481071 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[5\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[5\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1514487481071 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[4\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[4\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1514487481071 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1514487481071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1514487486770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkctrl_main 16 " "Ignored 16 assignments for entity \"clkctrl_main\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1514487486931 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkctrl_main_altclkctrl_0 14 " "Ignored 14 assignments for entity \"clkctrl_main_altclkctrl_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1514487486931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1514487487254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514487487254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CODEC_DOUT " "No output dependent on input pin \"CODEC_DOUT\"" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1280 2008 2184 1296 "CODEC_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514487487819 "|trx|CODEC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYn " "No output dependent on input pin \"KEYn\"" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514487487819 "|trx|KEYn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_ext " "No output dependent on input pin \"clk_ext\"" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514487487819 "|trx|clk_ext"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1514487487819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2696 " "Implemented 2696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2554 " "Implemented 2554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1514487487819 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1514487487819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514487487819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487487838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:07 2017 " "Processing ended: Thu Dec 28 19:58:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487487838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487487838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487487838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514487487838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1514487491283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487491284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:58:10 2017 " "Processing started: Thu Dec 28 19:58:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487491284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514487491284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514487491284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1514487491356 ""}
{ "Info" "0" "" "Project  = trx" {  } {  } 0 0 "Project  = trx" 0 0 "Fitter" 0 0 1514487491357 ""}
{ "Info" "0" "" "Revision = trx" {  } {  } 0 0 "Revision = trx" 0 0 "Fitter" 0 0 1514487491357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1514487491466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514487491484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514487491605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514487491605 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "High greater than 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested High bandwidth type; current PLL requires a bandwidth value of greater than 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "Design Software" 0 -1 1514487491668 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] 12 1 0 0 " "Implementing clock multiplication of 12, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1514487491668 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1514487491668 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1514487491668 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated\|ram_block1a12 " "Atom \"ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1514487491669 "|trx|ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ram_block1a12"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1514487491669 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1514487491847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487492000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487492000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487492000 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514487492000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6274 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487492034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6276 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487492034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6278 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487492034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6280 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487492034 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1514487492034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1514487492037 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_CLKOUT pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 2.5 V 16mA 0 240 MHz 225 MHz " "Output pin \"DAC_CLKOUT\" (external output clock of PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 16mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 225 MHz for this combination of I/O standard, current strength and load" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""} { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLKOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } } { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DAC_CLKOUT } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1514487492465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_MCLK~output " "Destination node ADC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 192 656 832 208 "ADC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6207 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CODEC_MCLK~output " "Destination node CODEC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1312 2504 2680 1328 "CODEC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6212 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6260 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|A_clk  " "Promoted node dac5672_interface:inst3\|A_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 14 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|A_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|B_clk  " "Promoted node dac5672_interface:inst3\|B_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 13 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|B_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 24 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_rx_clock_mux:inst8\|clk_out  " "Promoted node tx_rx_clock_mux:inst8\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 8 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_rx_clock_mux:inst8\|clk_out" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_master:inst28\|clockdiv\[1\]  " "Automatically promoted node i2s_master:inst28\|clockdiv\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst28\|clockdiv\[1\]~0 " "Destination node i2s_master:inst28\|clockdiv\[1\]~0" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1979 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO5~output " "Destination node GPIO5~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 808 3048 3224 824 "GPIO5" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6224 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 740 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]  " "Automatically promoted node TLV320AIC20K_interface:inst4\|clk_counter\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19 " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 2065 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 926 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_interface:inst11\|io_select:inst3\|strobe  " "Automatically promoted node control_interface:inst11\|io_select:inst3\|strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|audio_conf_strobe " "Destination node setup_interface:inst12\|audio_conf_strobe" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1204 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1174 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad7760_interface:inst0\|ADC_Clk  " "Automatically promoted node ad7760_interface:inst0\|ADC_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487492646 ""}  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1299 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487492646 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 clk\[0\] DAC_CLKOUT~output " "PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLKOUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1514487492713 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2 " "Node \"JP2\" is assigned to location or region, but does not exist in design" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1514487493006 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1514487493006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487493006 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1514487494597 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_DOUT 3.3-V LVCMOS 31 " "Pin CODEC_DOUT uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_DOUT } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_DOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1280 2008 2184 1296 "CODEC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEYn 3.3-V LVCMOS 100 " "Pin KEYn uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEYn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ext 3.3-V LVCMOS 25 " "Pin clk_ext uses I/O standard 3.3-V LVCMOS at 25" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_ext } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_ext" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_TXD 3.3-V LVCMOS 98 " "Pin SDA_TXD uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SDA_TXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA_TXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1912 488 664 1928 "SDA_TXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SDA 3.3-V LVCMOS 33 " "Pin CODEC_SDA uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SDA } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SDA" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2520 2696 1264 "CODEC_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_tcxo 3.3-V LVCMOS 23 " "Pin clk_tcxo uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_tcxo } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_tcxo" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP3 2.5 V 84 " "Pin JP3 uses I/O standard 2.5 V at 84" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -456 -248 -80 -440 "JP3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PTTn 3.3-V LVCMOS 101 " "Pin PTTn uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PTTn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PTTn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2264 1040 1216 2280 "PTTn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SCLK 3.3-V LVCMOS 11 " "Pin CODEC_SCLK uses I/O standard 3.3-V LVCMOS at 11" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SCLK } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SCLK" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2008 2184 1264 "CODEC_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP1 2.5 V 80 " "Pin JP1 uses I/O standard 2.5 V at 80" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP1 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP1" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1824 88 256 1840 "JP1" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_FS 3.3-V LVCMOS 28 " "Pin CODEC_FS uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_FS } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_FS" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1240 1616 1792 1256 "CODEC_FS" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_RXD 3.3-V LVCMOS 99 " "Pin SCL_RXD uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SCL_RXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL_RXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1808 88 256 1824 "SCL_RXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO3 3.3-V LVCMOS 104 " "Pin GPIO3 uses I/O standard 3.3-V LVCMOS at 104" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 976 3080 3248 992 "GPIO3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487494606 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1514487494606 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1514487494835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 11 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1457 " "Peak virtual memory: 1457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487494850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:14 2017 " "Processing ended: Thu Dec 28 19:58:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487494850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487494850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487494850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514487494850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514487495690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487495690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:58:15 2017 " "Processing started: Thu Dec 28 19:58:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487495690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514487495690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514487495690 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1514487495741 ""}
{ "Info" "0" "" "Project  = trx" {  } {  } 0 0 "Project  = trx" 0 0 "Fitter" 0 0 1514487495742 ""}
{ "Info" "0" "" "Revision = trx" {  } {  } 0 0 "Revision = trx" 0 0 "Fitter" 0 0 1514487495742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1514487495845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514487495863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514487495929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514487495929 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "High greater than 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested High bandwidth type; current PLL requires a bandwidth value of greater than 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "Design Software" 0 -1 1514487495983 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] 12 1 0 0 " "Implementing clock multiplication of 12, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1514487495983 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1514487495983 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1514487495983 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated\|ram_block1a12 " "Atom \"ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_uot3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1514487495984 "|trx|ddsmem:inst|altsyncram:altsyncram_component|altsyncram_uot3:auto_generated|ram_block1a12"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1514487495984 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1514487496088 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1514487496093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487496167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487496167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514487496167 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514487496167 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6274 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487496173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6276 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487496173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6278 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487496173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6280 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514487496173 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1514487496173 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1514487496176 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1514487496243 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_CLKOUT pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 2.5 V 16mA 0 240 MHz 225 MHz " "Output pin \"DAC_CLKOUT\" (external output clock of PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 16mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 225 MHz for this combination of I/O standard, current strength and load" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""} { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLKOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } } { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DAC_CLKOUT } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1514487496670 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1514487497285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497296 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497296 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497297 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497297 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497297 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 42 PLL_C0 clock " "Ignored filter at trx.sdc(42): PLL_C0 could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1514487497298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497298 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 43 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(43): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497298 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497298 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 47 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(47): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497298 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497299 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497299 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497299 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 67 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(67): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487497299 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1514487497299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487497309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514487497309 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1514487497311 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1514487497311 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) clk60 (Rise) setup and hold " "From clk20 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487497329 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1514487497329 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1514487497330 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    A_clk_DAC " "   8.333    A_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 800.000      ADC_clk " " 800.000      ADC_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    B_clk_DAC " "   8.333    B_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000        clk20 " "  50.000        clk20" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666        clk60 " "  16.666        clk60" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166       clk240 " "   4.166       clk240" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 CODEC_Serial_clk " "1000.000 CODEC_Serial_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "40000.000       FS_clk " "40000.000       FS_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000      POR_clk " "100000.000      POR_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 rx_sample_clk " "25000.000 rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000     Slow_clk " "100000.000     Slow_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 tx_rx_sample_clk " "25000.000 tx_rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1514487497330 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1514487497330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 926 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad7760_interface:inst0\|clk_counter\[10\] " "Destination node ad7760_interface:inst0\|clk_counter\[10\]" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1287 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst28\|clockdiv\[1\] " "Destination node i2s_master:inst28\|clockdiv\[1\]" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 740 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[6\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[6\]" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1028 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[7\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[7\]" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1027 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~reg0 " "Destination node control_interface:inst11\|uart:inst2\|TXD~reg0" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1074 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~en " "Destination node control_interface:inst11\|uart:inst2\|TXD~en" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1075 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Strobe " "Destination node control_interface:inst11\|uart:inst2\|Strobe" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1069 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_MCLK~output " "Destination node ADC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 192 656 832 208 "ADC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6207 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CODEC_MCLK~output " "Destination node CODEC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1312 2504 2680 1328 "CODEC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6212 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6260 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|A_clk  " "Promoted node dac5672_interface:inst3\|A_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 14 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|A_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|B_clk  " "Promoted node dac5672_interface:inst3\|B_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 13 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|B_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 24 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_rx_clock_mux:inst8\|clk_out  " "Promoted node tx_rx_clock_mux:inst8\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 8 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_rx_clock_mux:inst8\|clk_out" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_master:inst28\|clockdiv\[1\]  " "Automatically promoted node i2s_master:inst28\|clockdiv\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst28\|clockdiv\[1\]~0 " "Destination node i2s_master:inst28\|clockdiv\[1\]~0" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1979 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO5~output " "Destination node GPIO5~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 808 3048 3224 824 "GPIO5" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6224 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 740 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]  " "Automatically promoted node TLV320AIC20K_interface:inst4\|clk_counter\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19 " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 2065 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 926 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_interface:inst11\|io_select:inst3\|strobe  " "Automatically promoted node control_interface:inst11\|io_select:inst3\|strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|tx " "Destination node setup_interface:inst12\|tx" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1205 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|audio_conf_strobe " "Destination node setup_interface:inst12\|audio_conf_strobe" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1204 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1514487497633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1514487497633 ""}  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1174 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad7760_interface:inst0\|ADC_Clk  " "Automatically promoted node ad7760_interface:inst0\|ADC_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514487497634 ""}  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1299 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514487497634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1514487498312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514487498315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514487498316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514487498322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514487498328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1514487498335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1514487498512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier block " "Packed 96 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1514487498516 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1514487498516 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1514487498516 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 clk\[0\] DAC_CLKOUT~output " "PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLKOUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1514487498577 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2 " "Node \"JP2\" is assigned to location or region, but does not exist in design" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1514487498647 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1514487498647 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487498647 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1514487498698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1514487499755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487500760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1514487500825 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1514487503534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487503534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1514487504270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1514487506453 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1514487506453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1514487506811 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1514487506811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1514487506811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487506812 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1514487506903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514487507007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514487508075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514487508129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514487509357 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514487510714 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1514487511117 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_DOUT 3.3-V LVCMOS 31 " "Pin CODEC_DOUT uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_DOUT } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_DOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1280 2008 2184 1296 "CODEC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEYn 3.3-V LVCMOS 100 " "Pin KEYn uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEYn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ext 3.3-V LVCMOS 25 " "Pin clk_ext uses I/O standard 3.3-V LVCMOS at 25" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_ext } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_ext" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_TXD 3.3-V LVCMOS 98 " "Pin SDA_TXD uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SDA_TXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA_TXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1912 488 664 1928 "SDA_TXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SDA 3.3-V LVCMOS 33 " "Pin CODEC_SDA uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SDA } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SDA" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2520 2696 1264 "CODEC_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_tcxo 3.3-V LVCMOS 23 " "Pin clk_tcxo uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_tcxo } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_tcxo" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP3 2.5 V 84 " "Pin JP3 uses I/O standard 2.5 V at 84" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -456 -248 -80 -440 "JP3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PTTn 3.3-V LVCMOS 101 " "Pin PTTn uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PTTn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PTTn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2264 1040 1216 2280 "PTTn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SCLK 3.3-V LVCMOS 11 " "Pin CODEC_SCLK uses I/O standard 3.3-V LVCMOS at 11" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SCLK } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SCLK" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2008 2184 1264 "CODEC_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP1 2.5 V 80 " "Pin JP1 uses I/O standard 2.5 V at 80" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP1 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP1" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1824 88 256 1840 "JP1" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_FS 3.3-V LVCMOS 28 " "Pin CODEC_FS uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_FS } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_FS" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1240 1616 1792 1256 "CODEC_FS" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_RXD 3.3-V LVCMOS 99 " "Pin SCL_RXD uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SCL_RXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL_RXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1808 88 256 1824 "SCL_RXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO3 3.3-V LVCMOS 104 " "Pin GPIO3 uses I/O standard 3.3-V LVCMOS at 104" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 976 3080 3248 992 "GPIO3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514487511129 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1514487511129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/d/devel/dspsdr/fpga-rbpi/output_files/trx.fit.smsg " "Generated suppressed messages file /home/d/devel/dspsdr/fpga-rbpi/output_files/trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1514487511364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1333 " "Peak virtual memory: 1333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487512202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:32 2017 " "Processing ended: Thu Dec 28 19:58:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487512202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487512202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487512202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514487512202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514487515094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487515109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:58:34 2017 " "Processing started: Thu Dec 28 19:58:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487515109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1514487515109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1514487515109 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1514487515830 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1514487515855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487516198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:36 2017 " "Processing ended: Thu Dec 28 19:58:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487516198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487516198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487516198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1514487516198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1514487516894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1514487517598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487517598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:58:37 2017 " "Processing started: Thu Dec 28 19:58:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487517598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487517598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487517599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1514487517765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487517922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487517991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487517991 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518292 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518293 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518293 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518293 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518293 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 42 PLL_C0 clock " "Ignored filter at trx.sdc(42): PLL_C0 could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518294 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 43 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(43): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518295 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518295 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 47 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(47): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518295 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518295 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518296 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518296 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 67 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(67): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514487518296 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518296 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518303 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518303 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518304 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518304 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518304 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518304 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487518304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518304 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518362 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518362 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) clk60 (Rise) setup and hold " "From clk20 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487518369 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518369 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487518369 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487518369 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518369 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1514487518370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514487518377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.710 " "Worst-case setup slack is 1.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710               0.000 clk240  " "    1.710               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.910               0.000 A_clk_DAC  " "    2.910               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.361               0.000 clk60  " "    3.361               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.038               0.000 B_clk_DAC  " "    4.038               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.624               0.000 ADC_clk  " "   10.624               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.937               0.000 clk20  " "   22.937               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.137               0.000 CODEC_Serial_clk  " "  497.137               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.537               0.000 Slow_clk  " "49997.537               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk20  " "    0.312               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 A_clk_DAC  " "    0.429               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clk60  " "    0.439               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 B_clk_DAC  " "    0.453               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 clk240  " "    0.464               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Slow_clk  " "    0.485               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 CODEC_Serial_clk  " "    0.527               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 ADC_clk  " "    1.058               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.882 " "Worst-case recovery slack is 10.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 ADC_clk  " "   10.882               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.934 " "Worst-case removal slack is 4.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.934               0.000 ADC_clk  " "    4.934               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.829               0.000 B_clk_DAC  " "    3.829               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 A_clk_DAC  " "    3.884               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.863               0.000 clk60  " "    7.863               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.567               0.000 clk20  " "   24.567               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.780               0.000 ADC_clk  " "   24.780               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.736               0.000 CODEC_Serial_clk  " "  499.736               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.739               0.000 tx_rx_sample_clk  " "  799.739               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 FS_clk  " "  800.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.030               0.000 rx_sample_clk  " "  800.030               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.669               0.000 POR_clk  " "49999.669               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.694               0.000 Slow_clk  " "49999.694               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487518511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.721 ns " "Worst Case Available Settling Time: 20.721 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487518669 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514487518675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487518721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520342 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520344 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520344 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) clk60 (Rise) setup and hold " "From clk20 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520345 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520345 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487520346 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487520346 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.961 " "Worst-case setup slack is 1.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.961               0.000 clk240  " "    1.961               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.846               0.000 A_clk_DAC  " "    2.846               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.975               0.000 clk60  " "    3.975               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.276               0.000 B_clk_DAC  " "    4.276               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.104               0.000 ADC_clk  " "   11.104               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.003               0.000 clk20  " "   23.003               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.437               0.000 CODEC_Serial_clk  " "  497.437               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.806               0.000 Slow_clk  " "49997.806               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk20  " "    0.296               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk60  " "    0.400               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 B_clk_DAC  " "    0.402               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 A_clk_DAC  " "    0.404               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk240  " "    0.415               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Slow_clk  " "    0.430               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 CODEC_Serial_clk  " "    0.493               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 ADC_clk  " "    1.013               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.377 " "Worst-case recovery slack is 11.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.377               0.000 ADC_clk  " "   11.377               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.417 " "Worst-case removal slack is 4.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.417               0.000 ADC_clk  " "    4.417               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.683               0.000 B_clk_DAC  " "    3.683               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.772               0.000 A_clk_DAC  " "    3.772               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.884               0.000 clk60  " "    7.884               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.472               0.000 clk20  " "   24.472               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 ADC_clk  " "   24.766               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.660               0.000 CODEC_Serial_clk  " "  499.660               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.725               0.000 tx_rx_sample_clk  " "  799.725               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.857               0.000 FS_clk  " "  799.857               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.008               0.000 rx_sample_clk  " "  800.008               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.403               0.000 POR_clk  " "49999.403               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.628               0.000 Slow_clk  " "49999.628               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520415 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.039 ns " "Worst Case Available Settling Time: 21.039 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487520626 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520626 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514487520635 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514487520825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520825 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520827 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520828 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk20 (Rise) clk60 (Rise) setup and hold " "From clk20 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514487520829 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520829 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487520829 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514487520829 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.475 " "Worst-case setup slack is 2.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475               0.000 A_clk_DAC  " "    2.475               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.078               0.000 clk240  " "    3.078               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.299               0.000 B_clk_DAC  " "    6.299               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.475               0.000 clk60  " "   10.475               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.910               0.000 ADC_clk  " "   13.910               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.575               0.000 clk20  " "   24.575               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.330               0.000 CODEC_Serial_clk  " "  498.330               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.802               0.000 Slow_clk  " "49998.802               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.048 " "Worst-case hold slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk20  " "    0.048               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk240  " "    0.138               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 A_clk_DAC  " "    0.149               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Slow_clk  " "    0.149               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk60  " "    0.149               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 B_clk_DAC  " "    0.187               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CODEC_Serial_clk  " "    0.206               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 ADC_clk  " "    0.333               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.989 " "Worst-case recovery slack is 13.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.989               0.000 ADC_clk  " "   13.989               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.192 " "Worst-case removal slack is 2.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.192               0.000 ADC_clk  " "    2.192               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.881 " "Worst-case minimum pulse width slack is 1.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.881               0.000 clk240  " "    1.881               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.767               0.000 A_clk_DAC  " "    3.767               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.795               0.000 B_clk_DAC  " "    3.795               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.066               0.000 clk60  " "    8.066               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.222               0.000 clk20  " "   24.222               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.831               0.000 ADC_clk  " "   24.831               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.215               0.000 CODEC_Serial_clk  " "  499.215               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.813               0.000 tx_rx_sample_clk  " "  799.813               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 FS_clk  " "  800.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.031               0.000 rx_sample_clk  " "  800.031               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.588               0.000 POR_clk  " "49999.588               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.762               0.000 Slow_clk  " "49999.762               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514487520891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487520891 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.060 ns " "Worst Case Available Settling Time: 23.060 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514487521158 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487521158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487521584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487521585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 98 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487521719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:41 2017 " "Processing ended: Thu Dec 28 19:58:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487521719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487521719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487521719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487521719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514487523644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514487523645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 19:58:43 2017 " "Processing started: Thu Dec 28 19:58:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514487523645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514487523645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514487523645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_slow.vho /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_slow.vho in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487524756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_slow.vho /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_slow.vho in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487525075 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_fast.vho /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_fast.vho in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487525395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx.vho /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx.vho in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487525718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_vhd_slow.sdo /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_vhd_slow.sdo in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487525960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_vhd_slow.sdo /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_vhd_slow.sdo in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487526199 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_vhd_fast.sdo /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_vhd_fast.sdo in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487526437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_vhd.sdo /home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/ simulation " "Generated file trx_vhd.sdo in folder \"/home/d/devel/dspsdr/fpga-rbpi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514487526678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1294 " "Peak virtual memory: 1294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514487526746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 19:58:46 2017 " "Processing ended: Thu Dec 28 19:58:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514487526746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514487526746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514487526746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1514487526746 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 201 s " "Quartus Prime Full Compilation was successful. 0 errors, 201 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1514487526944 ""}
