
---------- Begin Simulation Statistics ----------
final_tick                                 6950395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684724                       # Number of bytes of host memory used
host_op_rate                                    64116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.85                       # Real time elapsed on the host
host_tick_rate                               42679925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10441219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006950                       # Number of seconds simulated
sim_ticks                                  6950395000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.963870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  479078                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               584499                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 32                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41296                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            621876                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16414                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           88404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            71990                       # Number of indirect misses.
system.cpu.branchPred.lookups                  823419                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   53870                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4957                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10441219                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.390079                       # CPI: cycles per instruction
system.cpu.discardedOps                        111057                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4862996                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4262530                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           656747                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1212654                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.719384                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         13900790                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5232223     50.11%     50.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28082      0.27%     50.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             39588      0.38%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             31926      0.31%     51.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             24618      0.24%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              9034      0.09%     51.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            72135      0.69%     52.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            10285      0.10%     52.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.11%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                4079068     39.07%     91.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                903145      8.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10441219                       # Class of committed instruction
system.cpu.tickCycles                        12688136                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        48762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2244                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5580                       # Request fanout histogram
system.membus.respLayer1.occupancy           29611750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3596                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4108                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        62099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 73911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       493056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2539520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3032576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025965                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24496     97.40%     97.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    653      2.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           46616000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31568985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6163497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17095                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19552                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2457                       # number of overall hits
system.l2.overall_hits::.cpu.data               17095                       # number of overall hits
system.l2.overall_hits::total                   19552                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3946                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1651                       # number of overall misses
system.l2.overall_misses::.cpu.data              3946                       # number of overall misses
system.l2.overall_misses::total                  5597                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    306678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        431308000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    306678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       431308000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25149                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25149                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.401899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.187539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222554                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.401899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.187539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222554                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75487.583283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77718.702484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77060.568162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75487.583283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77718.702484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77060.568162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    107937000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    266395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    374332500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    107937000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    266395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    374332500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.401168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.401168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65495.752427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67750.635809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67084.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65495.752427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67750.635809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67084.677419                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18639                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18639                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18639                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18639                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3464                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              7117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    258241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     258241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.319143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77410.371703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77410.371703                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    224881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    224881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.319143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67410.371703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67410.371703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.401899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.401899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75487.583283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75487.583283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    107937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    107937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.401168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.401168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65495.752427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65495.752427                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.057612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79404.918033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79404.918033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41514500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41514500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.056290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69655.201342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69655.201342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4166.349811                       # Cycle average of tags in use
system.l2.tags.total_refs                       48093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.618817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1571.673638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2594.676173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.047964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.079183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.127147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.170288                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    390460                       # Number of tag accesses
system.l2.tags.data_accesses                   390460                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         251648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             357120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5580                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          15174965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36206288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51381252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     15174965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15174965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         15174965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36206288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51381252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41169000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               145794000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7377.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26127.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.876585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.100398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.184633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          298     25.19%     25.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          496     41.93%     67.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          115      9.72%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      4.23%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      2.54%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      2.03%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.78%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.01%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137     11.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1183                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 357120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  357120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6614804000                       # Total gap between requests
system.mem_ctrls.avgGap                    1185448.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       105472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       251648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 15174964.876096969470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36206287.556318745017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40488000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    105306000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24567.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26781.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4519620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2402235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20677440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     548258880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        716932890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2065218720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3358009785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.139417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5362346750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    231920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1356128250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3927000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2087250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19163760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     548258880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        584251710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2176950240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3334638840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.776882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5653835250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    231920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1064639750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2174277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2174277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2174277                       # number of overall hits
system.cpu.icache.overall_hits::total         2174277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4108                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4108                       # number of overall misses
system.cpu.icache.overall_misses::total          4108                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    160890000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160890000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    160890000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160890000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2178385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2178385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2178385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2178385                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39165.043817                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39165.043817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39165.043817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39165.043817                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3596                       # number of writebacks
system.cpu.icache.writebacks::total              3596                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4108                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4108                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4108                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4108                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156782000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156782000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156782000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156782000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38165.043817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38165.043817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38165.043817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38165.043817                       # average overall mshr miss latency
system.cpu.icache.replacements                   3596                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2174277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2174277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4108                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    160890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160890000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2178385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2178385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39165.043817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39165.043817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4108                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4108                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156782000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156782000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38165.043817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38165.043817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.484291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2178385                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            530.278724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.484291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4360878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4360878                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4825946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4825946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4830658                       # number of overall hits
system.cpu.dcache.overall_hits::total         4830658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28191                       # number of overall misses
system.cpu.dcache.overall_misses::total         28191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    748072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    748072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    748072500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    748072500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4849229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4849229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4858849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4858849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32129.558047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32129.558047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26535.862509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26535.862509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18639                       # number of writebacks
system.cpu.dcache.writebacks::total             18639                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        17822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21040                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    503991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    503991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    550964000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    550964000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004330                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28279.149366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28279.149366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26186.501901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26186.501901                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3998297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3998297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    168293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4006128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4006128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21490.678074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21490.678074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149602000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149602000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20301.533451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20301.533451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       827649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         827649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    579779000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    579779000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       843101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       843101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37521.291742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37521.291742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4999                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4999                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    354389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    354389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33903.090022                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33903.090022                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4712                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         9620                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         9620                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.510187                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.510187                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3218                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3218                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     46973000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     46973000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.334511                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.334511                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14596.954630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14596.954630                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.619795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4852030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            230.598831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.619795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          919                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4880222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4880222                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6950395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
