{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574176588272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574176588272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 09:16:28 2019 " "Processing started: Tue Nov 19 09:16:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574176588272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574176588272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574176588272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574176590144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574176590144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_test " "Found entity 1: xor_gate_test" {  } { { "ALU/xor_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/xor_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "ALU/xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/srl_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/srl_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_test " "Found entity 1: srl_test" {  } { { "ALU/srl_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/srl_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "ALU/slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_test " "Found entity 1: sll_test" {  } { { "ALU/sll_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sll_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU/sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc_test " "Found entity 1: sc_test" {  } { { "ALU/sc_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "ALU/sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar_test " "Found entity 1: sar_test" {  } { { "ALU/sar_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sar_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "ALU/sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_test " "Found entity 1: or_gate_test" {  } { { "ALU/or_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/or_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "ALU/or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result_test " "Found entity 1: mux_result_test" {  } { { "ALU/mux_result_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_result_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "ALU/mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not_test " "Found entity 1: mux_not_test" {  } { { "ALU/mux_not_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_not_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "ALU/mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator_test " "Found entity 1: flag_generator_test" {  } { { "ALU/flag_generator_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574176615190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "ALU/and_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/and_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "ALU/and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574176615224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_sub_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_sub_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_test " "Found entity 1: add_sub_test" {  } { { "ALU/add_sub_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/add_sub_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arm " "Found entity 1: Arm" {  } { { "Arm.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(29) " "Verilog HDL warning at decoder.sv(29): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1574176615258 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(42) " "Verilog HDL warning at decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1574176615258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1574176615309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_testbench " "Found entity 1: processor_testbench" {  } { { "processor_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574176615380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574176615380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_testbench " "Elaborating entity \"processor_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1574176615464 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processor_testbench.sv(31) " "Verilog HDL warning at processor_testbench.sv(31): ignoring unsupported system task" {  } { { "processor_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor_testbench.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1574176615577 "|processor_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processor_testbench.sv(34) " "Verilog HDL warning at processor_testbench.sv(34): ignoring unsupported system task" {  } { { "processor_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor_testbench.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1574176615577 "|processor_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:dut " "Elaborating entity \"processor\" for hierarchy \"processor:dut\"" {  } { { "processor_testbench.sv" "dut" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor_testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arm processor:dut\|Arm:arm " "Elaborating entity \"Arm\" for hierarchy \"processor:dut\|Arm:arm\"" {  } { { "processor.sv" "arm" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:dut\|Arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"processor:dut\|Arm:arm\|controller:c\"" {  } { { "Arm.sv" "c" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:dut\|Arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"processor:dut\|Arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic processor:dut\|Arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"processor:dut\|Arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr processor:dut\|Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"processor:dut\|Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck processor:dut\|Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"processor:dut\|Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:dut\|Arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\"" {  } { { "Arm.sv" "dp" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/Arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:dut\|Arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:dut\|Arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:dut\|Arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:dut\|Arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:dut\|Arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:dut\|Arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:dut\|Arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU/ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU/ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU/ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU/ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU/ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module\"" {  } { { "ALU/ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module\"" {  } { { "ALU/ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU/ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU/ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module\"" {  } { { "ALU/ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module\"" {  } { { "ALU/ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"processor:dut\|imem:imem\"" {  } { { "processor.sv" "imem" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615762 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1574176615763 "|processor|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574176615763 "|processor|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574176615763 "|processor|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574176615763 "|processor|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"processor:dut\|dmem:dmem\"" {  } { { "processor.sv" "dmem" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/processor.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574176615771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_and\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_and\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_or\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_or\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_xor\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_xor\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sum\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sum\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_mux_not\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_mux_not\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_slr\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_slr\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sll\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sll\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sar\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sar\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[31\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[31\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[30\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[30\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[29\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[29\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[28\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[28\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[27\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[27\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[26\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[26\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[25\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[25\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[24\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[24\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[23\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[23\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[22\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[22\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[21\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[21\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[20\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[20\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[19\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[19\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[18\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[18\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[17\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[17\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[16\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[16\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[15\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[15\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[14\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[14\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[13\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[13\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[12\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[12\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[11\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[11\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[10\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[10\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[9\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[9\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[8\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[8\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[7\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[7\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[6\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[6\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[5\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[5\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[4\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[4\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[3\] " "Net \"processor:dut\|Arm:arm\|datapath:dp\|ALU:alu\|result_sc\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.sv" "result_sc\[3\]" { Text "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/ALU/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574176615887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1574176616942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1574176617029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 299 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 299 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574176617201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 09:16:57 2019 " "Processing ended: Tue Nov 19 09:16:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574176617201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574176617201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574176617201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574176617201 ""}
