{"vcs1":{"timestamp_begin":1768666340.177821194, "rt":3.21, "ut":2.35, "st":0.32}}
{"vcselab":{"timestamp_begin":1768666343.493004221, "rt":0.85, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1768666344.442222389, "rt":0.52, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768666339.555208729}
{"VCS_COMP_START_TIME": 1768666339.555208729}
{"VCS_COMP_END_TIME": 1768667637.403635218}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331724}}
{"stitch_vcselab": {"peak_mem": 231540}}
