Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 21 16:24:09 2023
| Host         : let02-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HW1_timing_summary_routed.rpt -pb HW1_timing_summary_routed.pb -rpx HW1_timing_summary_routed.rpx -warn_on_violation
| Design       : HW1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   72          inf        0.000                      0                   72           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 2.946ns (55.138%)  route 2.397ns (44.862%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  led_reg[7]/Q
                         net (fo=2, routed)           2.397     2.710    led_o_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         2.633     5.344 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.344    led_o[7]
    U14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 1.293ns (29.907%)  route 3.030ns (70.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.360     4.323    clk_cnt[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 1.293ns (29.907%)  route 3.030ns (70.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.360     4.323    clk_cnt[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 1.293ns (29.907%)  route 3.030ns (70.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.360     4.323    clk_cnt[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 1.293ns (29.907%)  route 3.030ns (70.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.360     4.323    clk_cnt[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 2.977ns (69.449%)  route 1.310ns (30.551%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  led_reg[4]/Q
                         net (fo=4, routed)           1.310     1.623    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         2.664     4.287 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.287    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.228ns  (logic 2.868ns (67.835%)  route 1.360ns (32.165%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  led_reg[1]/Q
                         net (fo=7, routed)           1.360     1.701    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         2.527     4.228 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.228    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 1.293ns (30.587%)  route 2.934ns (69.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.264     4.227    clk_cnt[0]_i_2_n_0
    SLICE_X112Y44        FDCE                                         f  clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 1.293ns (30.587%)  route 2.934ns (69.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.264     4.227    clk_cnt[0]_i_2_n_0
    SLICE_X112Y44        FDCE                                         f  clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 1.293ns (30.587%)  route 2.934ns (69.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F22                  IBUF (Prop_ibuf_I_O)         1.196     1.196 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.671     2.866    rst_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.097     2.963 f  clk_cnt[0]_i_2/O
                         net (fo=32, routed)          1.264     4.227    clk_cnt[0]_i_2_n_0
    SLICE_X112Y44        FDCE                                         f  clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=8, routed)           0.144     0.285    led_o_OBUF[0]
    SLICE_X113Y45        LUT6 (Prop_lut6_I2_O)        0.045     0.330 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    plusOp[5]
    SLICE_X113Y45        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.093%)  route 0.168ns (47.907%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    led_o_OBUF[6]
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    plusOp[7]
    SLICE_X113Y46        FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.539%)  route 0.168ns (47.461%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[3]/Q
                         net (fo=5, routed)           0.168     0.309    led_o_OBUF[3]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    plusOp[3]
    SLICE_X113Y45        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.499%)  route 0.168ns (47.501%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    led_o_OBUF[6]
    SLICE_X113Y46        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    plusOp[6]
    SLICE_X113Y46        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.190ns (53.069%)  route 0.168ns (46.931%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[3]/Q
                         net (fo=5, routed)           0.168     0.309    led_o_OBUF[3]
    SLICE_X113Y45        LUT5 (Prop_lut5_I3_O)        0.049     0.358 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.358    plusOp[4]
    SLICE_X113Y45        FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.126%)  route 0.190ns (50.874%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=7, routed)           0.190     0.331    led_o_OBUF[1]
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    plusOp[2]
    SLICE_X113Y45        FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.533%)  route 0.190ns (50.467%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=7, routed)           0.190     0.331    led_o_OBUF[1]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    plusOp[1]
    SLICE_X113Y45        FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  clk_cnt_reg[10]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_cnt_reg[10]/Q
                         net (fo=1, routed)           0.110     0.274    clk_cnt_reg_n_0_[10]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.384 r  clk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.384    clk_cnt_reg[8]_i_1_n_5
    SLICE_X112Y45        FDCE                                         r  clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  clk_cnt_reg[14]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_cnt_reg[14]/Q
                         net (fo=1, routed)           0.110     0.274    clk_cnt_reg_n_0_[14]
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.384 r  clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.384    clk_cnt_reg[12]_i_1_n_5
    SLICE_X112Y46        FDCE                                         r  clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE                         0.000     0.000 r  clk_cnt_reg[18]/C
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_cnt_reg[18]/Q
                         net (fo=1, routed)           0.110     0.274    clk_cnt_reg_n_0_[18]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.384 r  clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.384    clk_cnt_reg[16]_i_1_n_5
    SLICE_X112Y47        FDCE                                         r  clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------





