/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [34:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [11:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [19:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z[5:1] + in_data[22:18];
  assign celloutsig_0_13z = { celloutsig_0_0z[13:7], celloutsig_0_0z, celloutsig_0_11z } + { in_data[28:17], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_34z = celloutsig_0_1z[3:0] + { in_data[51:49], celloutsig_0_20z };
  assign celloutsig_1_10z = { in_data[177], celloutsig_1_3z, celloutsig_1_3z } === in_data[106:104];
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z } === { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_3z[17:12] === celloutsig_0_4z;
  assign celloutsig_0_17z = { celloutsig_0_15z[2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_16z } === { celloutsig_0_0z[26:9], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_1z[5:2] === celloutsig_0_16z[17:14];
  assign celloutsig_0_20z = { celloutsig_0_8z[3:0], celloutsig_0_7z } === { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_22z = celloutsig_0_13z[3:2] === celloutsig_0_14z[2:1];
  assign celloutsig_1_0z = in_data[169:167] != in_data[155:153];
  assign celloutsig_1_9z = { in_data[138:134], celloutsig_1_0z } != in_data[112:107];
  assign celloutsig_1_14z = in_data[117:106] != { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z } != { celloutsig_1_2z[11:8], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_21z = { celloutsig_0_13z[27:16], celloutsig_0_20z, celloutsig_0_15z } != celloutsig_0_3z[19:4];
  assign celloutsig_0_35z = celloutsig_0_23z[11:7] != { celloutsig_0_0z[17:14], celloutsig_0_17z };
  assign celloutsig_1_2z = - { in_data[175:160], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = - { celloutsig_0_2z[6:0], celloutsig_0_5z };
  assign celloutsig_0_16z = - { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_4z = ~ in_data[171:165];
  assign celloutsig_1_11z = ~ { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_15z = ~ in_data[74:72];
  assign celloutsig_0_2z = ~ { in_data[77:76], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[75:49] | in_data[92:66];
  assign celloutsig_0_36z = { celloutsig_0_13z[19:18], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_6z } | { celloutsig_0_13z[34:33], celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_1_5z = in_data[182:174] | { celloutsig_1_2z[15], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[11:6] | in_data[82:77];
  assign celloutsig_0_37z = | { celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_2z[5:0] };
  assign celloutsig_1_3z = | celloutsig_1_2z[8:1];
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_4z[4:2] };
  assign celloutsig_0_9z = | { celloutsig_0_5z, celloutsig_0_3z[19:18] };
  assign celloutsig_0_10z = | { celloutsig_0_5z, celloutsig_0_3z[19:18], celloutsig_0_0z[19:5] };
  assign celloutsig_0_11z = | celloutsig_0_8z[3:1];
  assign celloutsig_1_1z = ^ { in_data[132:126], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_19z = ^ { celloutsig_1_11z[11:0], celloutsig_1_7z };
  assign celloutsig_0_6z = ^ celloutsig_0_2z[5:2];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z[6:1];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[58:54];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_23z = { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_20z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 20'h00000;
    else if (!clkin_data[32]) celloutsig_0_3z = in_data[58:39];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
