// Seed: 902640108
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = -1'h0;
  localparam id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd8,
    parameter id_3 = 32'd76
) (
    input supply1 id_0
    , id_7,
    input tri1 _id_1,
    input wor _id_2,
    input tri0 _id_3,
    input uwire id_4,
    output uwire id_5
);
  assign id_7[id_2+id_1>=-1] = id_2;
  wire [1 : -1  ==  id_3] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign id_5 = $clog2(17);
  ;
  assign id_8 = id_8;
endmodule
