// Seed: 4052746432
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input integer id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8
);
  logic id_9;
  assign id_0 = 1;
  type_16(
      1, (1'h0)
  );
  assign id_9 = id_3;
  logic id_10, id_11 = id_5, id_12;
  assign id_10 = id_3;
  logic id_13;
endmodule
