$date
	Wed Aug 06 21:00:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo_tb $end
$var wire 8 ! data_out [7:0] $end
$var wire 1 " empty $end
$var wire 1 # full $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rd $end
$var reg 1 ' rst $end
$var reg 1 ( wr $end
$scope module uut $end
$var wire 1 ) clk $end
$var wire 8 * data_in [7:0] $end
$var wire 1 " empty $end
$var wire 1 # full $end
$var wire 1 + rd $end
$var wire 1 , rst $end
$var wire 1 - wr $end
$var reg 8 . data_out [7:0] $end
$var reg 4 / rd_ptr [3:0] $end
$var reg 4 0 wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
b0 .
0-
1,
0+
b0 *
0)
0(
1'
0&
b0 %
0$
0#
1"
b0 !
$end
#5
1$
1)
#10
0$
0)
#13
0'
0,
#15
bz .
bz !
1$
1)
#20
0$
0)
#23
b1010 %
b1010 *
1(
1-
#25
b1 0
0"
1$
1)
#30
0$
0)
#33
b10100 %
b10100 *
#35
b10 0
1$
1)
#40
0$
0)
#43
b11110 %
b11110 *
#45
b11 0
1$
1)
#50
0$
0)
#53
0(
0-
#55
1$
1)
#60
0$
0)
#63
1&
1+
#65
b1 /
b1010 .
b1010 !
1$
1)
#70
0$
0)
#75
b10 /
b10100 .
b10100 !
1$
1)
#80
0$
0)
#85
b11 /
1"
b11110 .
b11110 !
1$
1)
#90
0$
0)
#93
0&
0+
#95
bz .
bz !
1$
1)
#100
0$
0)
#103
b101000 %
b101000 *
1(
1-
#105
b100 0
0"
1$
1)
#110
0$
0)
#113
b110010 %
b110010 *
#115
b101 0
1$
1)
#120
0$
0)
#123
b111100 %
b111100 *
#125
b110 0
1$
1)
#130
0$
0)
#133
b1000110 %
b1000110 *
#135
b111 0
1$
1)
#140
0$
0)
#143
b1010000 %
b1010000 *
#145
b1000 0
1$
1)
#150
0$
0)
#153
0(
0-
#155
1$
1)
#160
0$
0)
#163
1&
1+
#165
b100 /
b101000 .
b101000 !
1$
1)
#170
0$
0)
#175
b101 /
b110010 .
b110010 !
1$
1)
#180
0$
0)
#185
b110 /
b111100 .
b111100 !
1$
1)
#190
0$
0)
#195
b111 /
b1000110 .
b1000110 !
1$
1)
#200
0$
0)
#205
b1000 /
1"
b1010000 .
b1010000 !
1$
1)
#210
0$
0)
#213
0&
0+
#215
bz .
bz !
1$
1)
#220
0$
0)
#225
1$
1)
#230
0$
0)
#233
