Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 22 17:55:43 2022
| Host         : DESKTOP-0U30K5E running 64-bit major release  (build 9200)
| Command      : report_drc -file signal_drc_routed.rpt -pb signal_drc_routed.pb -rpx signal_drc_routed.rpx
| Design       : signal
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net DIV_125/CLK is a gated clock net sourced by a combinational pin DIV_125/cnt[8]_i_2/O, cell DIV_125/cnt[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT DIV_125/cnt[8]_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    DIV_1000_1/cnt_reg[8] {FDCE}
    DIV_1000_1/cnt_reg[4] {FDCE}
    DIV_1000_1/cnt_reg[1] {FDCE}
    DIV_1000_1/cnt_reg[5] {FDCE}
    DIV_1000_1/cnt_reg[6] {FDCE}

Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


