
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001282                       # Number of seconds simulated
sim_ticks                                  1281954000                       # Number of ticks simulated
final_tick                                 1281954000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108869                       # Simulator instruction rate (inst/s)
host_op_rate                                   193195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59273691                       # Simulator tick rate (ticks/s)
host_mem_usage                                4339372                       # Number of bytes of host memory used
host_seconds                                    21.63                       # Real time elapsed on the host
sim_insts                                     2354531                       # Number of instructions simulated
sim_ops                                       4178281                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           79168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             204032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3188                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           97401311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           61755726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159157037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      97401311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97401311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          97401311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          61755726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159157037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3188                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3188                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 204032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  204032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1281870000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3188                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.421687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.115867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.467298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          261     34.94%     34.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          203     27.18%     62.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94     12.58%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      7.50%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      5.49%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      2.81%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.34%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.80%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      7.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          747                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     63666250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               123441250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19970.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38720.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       159.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     402092.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1685040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   891825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6640200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19275690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2183040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       121033230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53143200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        206974860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              455466525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            355.290849                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1233952750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3965500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18544000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    830183000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    138389250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      25444000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    265428250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3691380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1943040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16122120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         68225040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38860890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2341440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       246050190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        62618400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        122638500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              562511100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.791954                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1190411750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3259000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    487937000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    163062750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      59163750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    539611500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  749095                       # Number of BP lookups
system.cpu.branchPred.condPredicted            749095                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             65240                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               617776                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   33772                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1901                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          617776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             395616                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           222160                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        26964                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      791786                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      202059                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1461                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           511                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      807279                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           485                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2563909                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             911743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4351997                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      749095                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             429388                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1446677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  131280                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1070                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1822                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    806942                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20086                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2427332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.072577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.349730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1173871     48.36%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    62292      2.57%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49193      2.03%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41094      1.69%     54.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   229423      9.45%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    59836      2.47%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   223720      9.22%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    88211      3.63%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   499692     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2427332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.292169                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.697407                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   797504                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                431837                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1039426                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 92925                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  65640                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7138268                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  65640                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   860789                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  265013                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2109                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1061549                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                172232                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6847784                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6642                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  70281                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7309                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74468                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             8981283                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              16117884                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9180997                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            921098                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5490714                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3490569                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            164                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    293579                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               826027                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              262899                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56620                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35930                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6309283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 598                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5632158                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18912                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2131599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2729734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            555                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2427332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.320308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.148392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              745410     30.71%     30.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              269572     11.11%     41.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              350322     14.43%     56.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              388170     15.99%     72.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              252527     10.40%     82.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              180791      7.45%     90.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133507      5.50%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73937      3.05%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33096      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2427332                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29593     88.50%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2524      7.55%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    354      1.06%     97.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   121      0.36%     97.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               531      1.59%     99.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              317      0.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             86647      1.54%      1.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4171612     74.07%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2194      0.04%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2226      0.04%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              356512      6.33%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               575855     10.22%     92.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176787      3.14%     95.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          225410      4.00%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          34885      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5632158                       # Type of FU issued
system.cpu.iq.rate                           2.196707                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       33440                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           12494398                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7783001                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4793251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1249602                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             658680                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       617726                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4952663                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  626288                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   5651070                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            47850                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         8704                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       207049                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          559                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       115360                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  65640                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  246512                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9327                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             6309881                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                826027                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               262899                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                255                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9245                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            243                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          28207                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55375                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                83582                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5464230                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                761258                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            147110                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       963166                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   503658                       # Number of branches executed
system.cpu.iew.exec_stores                     201908                       # Number of stores executed
system.cpu.iew.exec_rate                     2.131211                       # Inst execution rate
system.cpu.iew.wb_sent                        5431712                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5410977                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4258157                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6318260                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.110440                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.673945                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2131694                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             65498                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                141                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         7124                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2118136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.972622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.638883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       841071     39.71%     39.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       497775     23.50%     63.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       251859     11.89%     75.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       111947      5.29%     80.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        66853      3.16%     83.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        49249      2.33%     85.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17334      0.82%     86.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33098      1.56%     88.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       248950     11.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2118136                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2354531                       # Number of instructions committed
system.cpu.commit.committedOps                4178281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         766517                       # Number of memory references committed
system.cpu.commit.loads                        618978                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     398139                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     613272                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3795282                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34670      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3019512     72.27%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2115      0.05%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1984      0.05%     73.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         353483      8.46%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          399550      9.56%     91.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         113219      2.71%     93.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       219428      5.25%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        34320      0.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4178281                       # Class of committed instruction
system.cpu.commit.bw_lim_events                248950                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8179161                       # The number of ROB reads
system.cpu.rob.rob_writes                    12933167                       # The number of ROB writes
system.cpu.timesIdled                            1528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          136577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2354531                       # Number of Instructions Simulated
system.cpu.committedOps                       4178281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.088926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.088926                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.918336                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.918336                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6794170                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4069617                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    868130                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   583177                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2479219                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2319832                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2062610                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               786                       # number of replacements
system.cpu.dcache.tags.tagsinuse           763.523722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              230852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            293.704835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   763.523722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.745629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.745629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1777736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1777736                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       738666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          738666                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       146649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         146649                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        885315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           885315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       885315                       # number of overall hits
system.cpu.dcache.overall_hits::total          885315                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1688                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2706                       # number of overall misses
system.cpu.dcache.overall_misses::total          2706                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     77425500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     77425500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79651498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79651498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    157076998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    157076998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    157076998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    157076998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       740354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       740354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       147667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       888021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       888021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       888021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       888021                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002280                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006894                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 45868.187204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45868.187204                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78243.121807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78243.121807                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58047.671101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58047.671101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58047.671101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58047.671101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.190476                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          509                       # number of writebacks
system.cpu.dcache.writebacks::total               509                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1008                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1008                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1012                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1012                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1012                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1012                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1014                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1694                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     38628500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38628500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     78431998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78431998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    117060498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    117060498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    117060498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    117060498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006867                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56806.617647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56806.617647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77349.110454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77349.110454                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69103.009445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69103.009445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69103.009445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69103.009445                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3120                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.090428                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              597352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            191.458974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.090428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.972833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1617506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1617506                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       802448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          802448                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        802448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           802448                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       802448                       # number of overall hits
system.cpu.icache.overall_hits::total          802448                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4489                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4489                       # number of overall misses
system.cpu.icache.overall_misses::total          4489                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    250493495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250493495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    250493495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250493495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    250493495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250493495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       806937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       806937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       806937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       806937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       806937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       806937                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005563                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005563                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55801.625084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55801.625084                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55801.625084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55801.625084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55801.625084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55801.625084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                87                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.850575                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3120                       # number of writebacks
system.cpu.icache.writebacks::total              3120                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          856                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          856                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          856                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          856                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          856                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3633                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3633                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3633                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3633                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3633                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    199929996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    199929996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    199929996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    199929996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    199929996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    199929996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55031.653179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55031.653179                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55031.653179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55031.653179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55031.653179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55031.653179                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2551.096072                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1601.579637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        949.516435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.048876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.077853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.097290                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     77020                       # Number of tag accesses
system.l2.tags.data_accesses                    77020                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              509                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3117                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3117                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1681                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               356                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1681                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   457                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2138                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1681                       # number of overall hits
system.l2.overall_hits::cpu.data                  457                       # number of overall hits
system.l2.overall_hits::total                    2138                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 913                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1952                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             324                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1952                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1237                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3189                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1952                       # number of overall misses
system.l2.overall_misses::cpu.data               1237                       # number of overall misses
system.l2.overall_misses::total                  3189                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75837500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75837500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    176695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176695000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     33842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33842000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     176695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     109679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        286374500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    176695000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    109679500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       286374500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3117                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5327                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5327                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.900394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900394                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.537297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.537297                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.476471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.476471                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.537297                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.730224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598648                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.537297                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.730224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598648                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83064.074480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83064.074480                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90519.979508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90519.979508                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 104450.617284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104450.617284                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90519.979508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88665.723525                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89800.721229                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90519.979508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88665.723525                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89800.721229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            913                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1952                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          324                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3189                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    157185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     30602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    157185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     97309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    254494500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    157185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     97309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    254494500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.900394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.537297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.537297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.476471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.476471                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.537297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.730224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.598648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.537297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.730224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.598648                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73064.074480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73064.074480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80525.102459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80525.102459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94450.617284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94450.617284                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80525.102459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78665.723525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79803.857008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80525.102459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78665.723525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79803.857008                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3188                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2275                       # Transaction distribution
system.membus.trans_dist::ReadExReq               913                       # Transaction distribution
system.membus.trans_dist::ReadExResp              913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2275                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       204032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       204032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  204032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3188                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3914500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16915250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         9233                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1281954000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3633                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          680                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       432128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 573120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5323     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8245500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5449497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2541998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
