// Seed: 3470962039
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  assign id_5 = "";
  type_14 id_8 (
      .id_0(id_3),
      .id_1(id_5),
      .id_2(id_7)
  );
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5
);
  logic id_7;
  defparam id_8.id_9 = !1'd0;
  assign id_5[1] = {1{id_9}};
  logic id_10;
  assign id_7 = 1;
  type_0 id_11 (
      .id_0(1),
      .id_1(1 - id_1)
  );
  logic id_12;
  assign id_2 = id_1;
  logic id_13;
  logic id_14;
  assign id_0 = id_11;
endmodule
