

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x1'
================================================================
* Date:           Fri Sep 16 22:28:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.963 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156282|   877178|  0.521 ms|  2.924 ms|  156282|  877178|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- B_IO_L2_in_boundary_x1_loop_1          |   156192|   877088|  9762 ~ 54818|          -|          -|    16|        no|
        | + B_IO_L2_in_boundary_x1_loop_2         |     9760|    54816|    610 ~ 3426|          -|          -|    16|        no|
        |  ++ B_IO_L2_in_boundary_x1_loop_3       |      608|     3424|      19 ~ 107|          -|          -|    32|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_5     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_6     |       88|       88|            11|          -|          -|     8|        no|
        |    ++++ B_IO_L2_in_boundary_x1_loop_7   |        8|        8|             1|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_9     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_10    |       88|       88|            11|          -|          -|     8|        no|
        |    ++++ B_IO_L2_in_boundary_x1_loop_11  |        8|        8|             1|          -|          -|     8|        no|
        |- B_IO_L2_in_boundary_x1_loop_12         |       88|       88|            11|          -|          -|     8|        no|
        | + B_IO_L2_in_boundary_x1_loop_13        |        8|        8|             1|          -|          -|     8|        no|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      245|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      512|      514|     -|
|Multiplexer          |        -|      -|        -|      282|     -|
|Register             |        -|      -|     1137|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1649|     1041|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |       Memory       |                  Module                 | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_B_ping_V_0_U  |B_IO_L2_in_boundary_x0_local_B_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    |local_B_pong_V_0_U  |B_IO_L2_in_boundary_x0_local_B_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total               |                                         |        0|  512|  514|    0|    16| 1024|     2|         8192|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1481_fu_460_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1482_fu_477_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1483_fu_340_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1484_fu_432_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1485_fu_364_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1486_fu_352_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_1487_fu_397_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1488_fu_448_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1489_fu_380_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1490_fu_420_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_328_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_state13           |       and|   0|  0|   2|           1|           1|
    |ap_block_state16           |       and|   0|  0|   2|           1|           1|
    |ap_block_state9            |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_1352_fu_471_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1353_fu_346_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1354_fu_483_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1355_fu_358_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1356_fu_442_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1357_fu_374_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1358_fu_408_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1359_fu_391_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1360_fu_454_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1361_fu_426_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_334_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |arb_fu_414_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 245|         101|          76|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  81|         17|    1|         17|
    |ap_done                         |   9|          2|    1|          2|
    |arb_1_reg_223                   |   9|          2|    1|          2|
    |c0_V_reg_150                    |   9|          2|    5|         10|
    |c1_V_reg_175                    |   9|          2|    5|         10|
    |c2_V_reg_199                    |   9|          2|    6|         12|
    |c4_V_15_reg_235                 |   9|          2|    4|          8|
    |c4_V_reg_279                    |   9|          2|    4|          8|
    |c6_V_1_reg_257                  |   9|          2|    4|          8|
    |c6_V_2_reg_246                  |   9|          2|    4|          8|
    |c6_V_reg_301                    |   9|          2|    4|          8|
    |c7_V_1_reg_290                  |   9|          2|    4|          8|
    |c7_V_2_reg_268                  |   9|          2|    4|          8|
    |c7_V_reg_312                    |   9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_7_x119_blk_n  |   9|          2|    1|          2|
    |fifo_B_PE_0_7_x1155_blk_n       |   9|          2|    1|          2|
    |fifo_B_PE_0_7_x1155_din         |  14|          3|  512|       1536|
    |intra_trans_en_1_reg_186        |   9|          2|    1|          2|
    |intra_trans_en_2_reg_210        |   9|          2|    1|          2|
    |local_B_ping_V_0_address0       |  20|          4|    3|         12|
    |local_B_pong_V_0_address0       |  14|          3|    3|          9|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 282|         61|  573|       1682|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_1481_reg_591         |    4|   0|    4|          0|
    |add_ln691_1483_reg_497         |    5|   0|    5|          0|
    |add_ln691_1484_reg_565         |    4|   0|    4|          0|
    |add_ln691_1485_reg_513         |    4|   0|    4|          0|
    |add_ln691_1486_reg_505         |    6|   0|    6|          0|
    |add_ln691_1487_reg_539         |    4|   0|    4|          0|
    |add_ln691_1489_reg_526         |    4|   0|    4|          0|
    |add_ln691_reg_489              |    5|   0|    5|          0|
    |ap_CS_fsm                      |   16|   0|   16|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |arb_1_reg_223                  |    1|   0|    1|          0|
    |c0_V_reg_150                   |    5|   0|    5|          0|
    |c1_V_reg_175                   |    5|   0|    5|          0|
    |c2_V_reg_199                   |    6|   0|    6|          0|
    |c4_V_15_reg_235                |    4|   0|    4|          0|
    |c4_V_reg_279                   |    4|   0|    4|          0|
    |c6_V_1_reg_257                 |    4|   0|    4|          0|
    |c6_V_2_reg_246                 |    4|   0|    4|          0|
    |c6_V_reg_301                   |    4|   0|    4|          0|
    |c7_V_1_reg_290                 |    4|   0|    4|          0|
    |c7_V_2_reg_268                 |    4|   0|    4|          0|
    |c7_V_reg_312                   |    4|   0|    4|          0|
    |intra_trans_en_1_reg_186       |    1|   0|    1|          0|
    |intra_trans_en_2_reg_210       |    1|   0|    1|          0|
    |intra_trans_en_reg_161         |    1|   0|    1|          0|
    |local_B_pong_V_0_load_reg_578  |  512|   0|  512|          0|
    |reg_323                        |  512|   0|  512|          0|
    |zext_ln890_193_reg_570         |    4|   0|   64|         60|
    |zext_ln890_194_reg_518         |    4|   0|   64|         60|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          | 1137|   0| 1257|        120|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x1|  return value|
|fifo_B_B_IO_L2_in_7_x119_dout     |   in|  512|     ap_fifo|  fifo_B_B_IO_L2_in_7_x119|       pointer|
|fifo_B_B_IO_L2_in_7_x119_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_7_x119|       pointer|
|fifo_B_B_IO_L2_in_7_x119_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_7_x119|       pointer|
|fifo_B_PE_0_7_x1155_din           |  out|  512|     ap_fifo|       fifo_B_PE_0_7_x1155|       pointer|
|fifo_B_PE_0_7_x1155_full_n        |   in|    1|     ap_fifo|       fifo_B_PE_0_7_x1155|       pointer|
|fifo_B_PE_0_7_x1155_write         |  out|    1|     ap_fifo|       fifo_B_PE_0_7_x1155|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 2 
4 --> 5 10 3 
5 --> 6 7 
6 --> 5 
7 --> 8 12 4 
8 --> 9 
9 --> 9 7 
10 --> 11 7 
11 --> 10 
12 --> 13 
13 --> 13 7 
14 --> 15 
15 --> 16 
16 --> 16 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.74>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_7_x1155, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_7_x119, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_7_x1155, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_7_x119, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%local_B_ping_V_0 = alloca i64 1" [./dut.cpp:22726]   --->   Operation 21 'alloca' 'local_B_ping_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%local_B_pong_V_0 = alloca i64 1" [./dut.cpp:22728]   --->   Operation 22 'alloca' 'local_B_pong_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln22739 = br void" [./dut.cpp:22739]   --->   Operation 23 'br' 'br_ln22739' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 24 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 25 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln22739 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader" [./dut.cpp:22739]   --->   Operation 29 'br' 'br_ln22739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln22739 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1179" [./dut.cpp:22739]   --->   Operation 30 'specloopname' 'specloopname_ln22739' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln22740 = br void" [./dut.cpp:22740]   --->   Operation 31 'br' 'br_ln22740' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 32 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_1483, void, i5 0, void %.split26"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%intra_trans_en_1 = phi i1 1, void, i1 %intra_trans_en, void %.split26"   --->   Operation 34 'phi' 'intra_trans_en_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_1483 = add i5 %c1_V, i5 1"   --->   Operation 35 'add' 'add_ln691_1483' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890_1353 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890_1353' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22740 = br i1 %icmp_ln890_1353, void %.split24, void" [./dut.cpp:22740]   --->   Operation 38 'br' 'br_ln22740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln22740 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1730" [./dut.cpp:22740]   --->   Operation 39 'specloopname' 'specloopname_ln22740' <Predicate = (!icmp_ln890_1353)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln22741 = br void" [./dut.cpp:22741]   --->   Operation 40 'br' 'br_ln22741' <Predicate = (!icmp_ln890_1353)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_1353)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split24, i6 %add_ln691_1486, void %.loopexit388"   --->   Operation 42 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%intra_trans_en_2 = phi i1 %intra_trans_en_1, void %.split24, i1 1, void %.loopexit388"   --->   Operation 43 'phi' 'intra_trans_en_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void %.split24, i1 %arb, void %.loopexit388"   --->   Operation 44 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_1486 = add i6 %c2_V, i6 1"   --->   Operation 45 'add' 'add_ln691_1486' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln890_1355 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 46 'icmp' 'icmp_ln890_1355' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln22741 = br i1 %icmp_ln890_1355, void %.split22, void" [./dut.cpp:22741]   --->   Operation 48 'br' 'br_ln22741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln22741 = specloopname void @_ssdm_op_SpecLoopName, void @empty_440" [./dut.cpp:22741]   --->   Operation 49 'specloopname' 'specloopname_ln22741' <Predicate = (!icmp_ln890_1355)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln22745 = br i1 %arb_1, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:22745]   --->   Operation 50 'br' 'br_ln22745' <Predicate = (!icmp_ln890_1355)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 51 'br' 'br_ln890' <Predicate = (!icmp_ln890_1355 & !arb_1)> <Delay = 0.38>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 52 'br' 'br_ln890' <Predicate = (!icmp_ln890_1355 & arb_1)> <Delay = 0.38>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln890_1355)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c4_V_15 = phi i4 %add_ln691_1485, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 54 'phi' 'c4_V_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691_1485 = add i4 %c4_V_15, i4 1"   --->   Operation 55 'add' 'add_ln691_1485' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln890_194 = zext i4 %c4_V_15"   --->   Operation 56 'zext' 'zext_ln890_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.65ns)   --->   "%icmp_ln890_1357 = icmp_eq  i4 %c4_V_15, i4 8"   --->   Operation 57 'icmp' 'icmp_ln890_1357' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln22750 = br i1 %icmp_ln890_1357, void %.split16, void %.loopexit386" [./dut.cpp:22750]   --->   Operation 59 'br' 'br_ln22750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln22761 = br i1 %intra_trans_en_2, void %.loopexit388, void %.preheader3.preheader" [./dut.cpp:22761]   --->   Operation 60 'br' 'br_ln22761' <Predicate = (icmp_ln890_1357)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890_1357 & intra_trans_en_2)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln22750 = specloopname void @_ssdm_op_SpecLoopName, void @empty_606" [./dut.cpp:22750]   --->   Operation 62 'specloopname' 'specloopname_ln22750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_7_x119" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr = getelementptr i512 %local_B_pong_V_0, i64 0, i64 %zext_ln890_194" [./dut.cpp:22757]   --->   Operation 64 'getelementptr' 'local_B_pong_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.74ns)   --->   "%store_ln22757 = store i512 %tmp, i3 %local_B_pong_V_0_addr" [./dut.cpp:22757]   --->   Operation 65 'store' 'store_ln22757' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.74>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%c6_V_2 = phi i4 %add_ln691_1489, void, i4 0, void %.preheader3.preheader"   --->   Operation 67 'phi' 'c6_V_2' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln691_1489 = add i4 %c6_V_2, i4 1"   --->   Operation 68 'add' 'add_ln691_1489' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln890_196 = zext i4 %c6_V_2"   --->   Operation 69 'zext' 'zext_ln890_196' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.65ns)   --->   "%icmp_ln890_1359 = icmp_eq  i4 %c6_V_2, i4 8"   --->   Operation 70 'icmp' 'icmp_ln890_1359' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln22762 = br i1 %icmp_ln890_1359, void %.split20, void %.loopexit388.loopexit33" [./dut.cpp:22762]   --->   Operation 72 'br' 'br_ln22762' <Predicate = (!arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_2 = getelementptr i512 %local_B_ping_V_0, i64 0, i64 %zext_ln890_196"   --->   Operation 73 'getelementptr' 'local_B_ping_V_0_addr_2' <Predicate = (!arb_1 & intra_trans_en_2 & !icmp_ln890_1359)> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (0.74ns)   --->   "%local_B_ping_V_0_load_1 = load i3 %local_B_ping_V_0_addr_2"   --->   Operation 74 'load' 'local_B_ping_V_0_load_1' <Predicate = (!arb_1 & intra_trans_en_2 & !icmp_ln890_1359)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!arb_1 & intra_trans_en_2 & icmp_ln890_1359)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%c6_V_1 = phi i4 %add_ln691_1487, void, i4 0, void %.preheader1.preheader"   --->   Operation 76 'phi' 'c6_V_1' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln691_1487 = add i4 %c6_V_1, i4 1"   --->   Operation 77 'add' 'add_ln691_1487' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln890_195 = zext i4 %c6_V_1"   --->   Operation 78 'zext' 'zext_ln890_195' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.65ns)   --->   "%icmp_ln890_1358 = icmp_eq  i4 %c6_V_1, i4 8"   --->   Operation 79 'icmp' 'icmp_ln890_1358' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln22793 = br i1 %icmp_ln890_1358, void %.split14, void %.loopexit388.loopexit" [./dut.cpp:22793]   --->   Operation 81 'br' 'br_ln22793' <Predicate = (arb_1 & intra_trans_en_2)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr_1 = getelementptr i512 %local_B_pong_V_0, i64 0, i64 %zext_ln890_195"   --->   Operation 82 'getelementptr' 'local_B_pong_V_0_addr_1' <Predicate = (arb_1 & intra_trans_en_2 & !icmp_ln890_1358)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.74ns)   --->   "%local_B_pong_V_0_load = load i3 %local_B_pong_V_0_addr_1"   --->   Operation 83 'load' 'local_B_pong_V_0_load' <Predicate = (arb_1 & intra_trans_en_2 & !icmp_ln890_1358)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 84 'br' 'br_ln0' <Predicate = (arb_1 & intra_trans_en_2 & icmp_ln890_1358)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_1, i1 1" [./dut.cpp:22809]   --->   Operation 85 'xor' 'arb' <Predicate = (!intra_trans_en_2) | (arb_1 & icmp_ln890_1358) | (!arb_1 & icmp_ln890_1359)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!intra_trans_en_2) | (arb_1 & icmp_ln890_1358) | (!arb_1 & icmp_ln890_1359)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.74>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln22762 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1902" [./dut.cpp:22762]   --->   Operation 87 'specloopname' 'specloopname_ln22762' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/2] (0.74ns)   --->   "%local_B_ping_V_0_load_1 = load i3 %local_B_ping_V_0_addr_2"   --->   Operation 88 'load' 'local_B_ping_V_0_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_8 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln22764 = br void" [./dut.cpp:22764]   --->   Operation 89 'br' 'br_ln22764' <Predicate = true> <Delay = 0.38>

State 9 <SV = 7> <Delay = 1.87>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%c7_V_2 = phi i4 %add_ln691_1490, void %.split18, i4 0, void %.split20"   --->   Operation 90 'phi' 'c7_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln691_1490 = add i4 %c7_V_2, i4 1"   --->   Operation 91 'add' 'add_ln691_1490' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.65ns)   --->   "%icmp_ln890_1361 = icmp_eq  i4 %c7_V_2, i4 8"   --->   Operation 92 'icmp' 'icmp_ln890_1361' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln22764 = br i1 %icmp_ln890_1361, void %.split18, void" [./dut.cpp:22764]   --->   Operation 94 'br' 'br_ln22764' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln22764 = specloopname void @_ssdm_op_SpecLoopName, void @empty_716" [./dut.cpp:22764]   --->   Operation 95 'specloopname' 'specloopname_ln22764' <Predicate = (!icmp_ln890_1361)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x1155, i512 %local_B_ping_V_0_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln890_1361)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln890_1361)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln890_1361)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.70>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1484, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 99 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln691_1484 = add i4 %c4_V, i4 1"   --->   Operation 100 'add' 'add_ln691_1484' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln890_193 = zext i4 %c4_V"   --->   Operation 101 'zext' 'zext_ln890_193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln890_1356 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 102 'icmp' 'icmp_ln890_1356' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln22781 = br i1 %icmp_ln890_1356, void %.split10, void %.loopexit387" [./dut.cpp:22781]   --->   Operation 104 'br' 'br_ln22781' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln22792 = br i1 %intra_trans_en_2, void %.loopexit388, void %.preheader1.preheader" [./dut.cpp:22792]   --->   Operation 105 'br' 'br_ln22792' <Predicate = (icmp_ln890_1356)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 106 'br' 'br_ln890' <Predicate = (intra_trans_en_2 & icmp_ln890_1356)> <Delay = 0.38>

State 11 <SV = 5> <Delay = 1.96>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln22781 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1498" [./dut.cpp:22781]   --->   Operation 107 'specloopname' 'specloopname_ln22781' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.21ns)   --->   "%tmp_199 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_7_x119" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'tmp_199' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_1 = getelementptr i512 %local_B_ping_V_0, i64 0, i64 %zext_ln890_193" [./dut.cpp:22788]   --->   Operation 109 'getelementptr' 'local_B_ping_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.74ns)   --->   "%store_ln22788 = store i512 %tmp_199, i3 %local_B_ping_V_0_addr_1" [./dut.cpp:22788]   --->   Operation 110 'store' 'store_ln22788' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.74>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln22793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1938" [./dut.cpp:22793]   --->   Operation 112 'specloopname' 'specloopname_ln22793' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.74ns)   --->   "%local_B_pong_V_0_load = load i3 %local_B_pong_V_0_addr_1"   --->   Operation 113 'load' 'local_B_pong_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln22795 = br void" [./dut.cpp:22795]   --->   Operation 114 'br' 'br_ln22795' <Predicate = true> <Delay = 0.38>

State 13 <SV = 7> <Delay = 1.87>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%c7_V_1 = phi i4 %add_ln691_1488, void %.split12, i4 0, void %.split14"   --->   Operation 115 'phi' 'c7_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln691_1488 = add i4 %c7_V_1, i4 1"   --->   Operation 116 'add' 'add_ln691_1488' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.65ns)   --->   "%icmp_ln890_1360 = icmp_eq  i4 %c7_V_1, i4 8"   --->   Operation 117 'icmp' 'icmp_ln890_1360' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln22795 = br i1 %icmp_ln890_1360, void %.split12, void" [./dut.cpp:22795]   --->   Operation 119 'br' 'br_ln22795' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln22795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_438" [./dut.cpp:22795]   --->   Operation 120 'specloopname' 'specloopname_ln22795' <Predicate = (!icmp_ln890_1360)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x1155, i512 %local_B_pong_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln890_1360)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!icmp_ln890_1360)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_1360)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.74>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1481, void, i4 0, void %.preheader.preheader"   --->   Operation 124 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln691_1481 = add i4 %c6_V, i4 1"   --->   Operation 125 'add' 'add_ln691_1481' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 126 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.65ns)   --->   "%icmp_ln890_1352 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 127 'icmp' 'icmp_ln890_1352' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln22817 = br i1 %icmp_ln890_1352, void %.split4, void %.loopexit" [./dut.cpp:22817]   --->   Operation 129 'br' 'br_ln22817' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr = getelementptr i512 %local_B_ping_V_0, i64 0, i64 %zext_ln890"   --->   Operation 130 'getelementptr' 'local_B_ping_V_0_addr' <Predicate = (!icmp_ln890_1352)> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (0.74ns)   --->   "%local_B_ping_V_0_load = load i3 %local_B_ping_V_0_addr"   --->   Operation 131 'load' 'local_B_ping_V_0_load' <Predicate = (!icmp_ln890_1352)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln22849 = ret" [./dut.cpp:22849]   --->   Operation 132 'ret' 'ret_ln22849' <Predicate = (icmp_ln890_1352)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.74>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln22817 = specloopname void @_ssdm_op_SpecLoopName, void @empty_485" [./dut.cpp:22817]   --->   Operation 133 'specloopname' 'specloopname_ln22817' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/2] (0.74ns)   --->   "%local_B_ping_V_0_load = load i3 %local_B_ping_V_0_addr"   --->   Operation 134 'load' 'local_B_ping_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln22819 = br void" [./dut.cpp:22819]   --->   Operation 135 'br' 'br_ln22819' <Predicate = true> <Delay = 0.38>

State 16 <SV = 4> <Delay = 1.87>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1482, void %.split, i4 0, void %.split4"   --->   Operation 136 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln691_1482 = add i4 %c7_V, i4 1"   --->   Operation 137 'add' 'add_ln691_1482' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln890_1354 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 138 'icmp' 'icmp_ln890_1354' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln22819 = br i1 %icmp_ln890_1354, void %.split, void" [./dut.cpp:22819]   --->   Operation 140 'br' 'br_ln22819' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln22819 = specloopname void @_ssdm_op_SpecLoopName, void @empty_484" [./dut.cpp:22819]   --->   Operation 141 'specloopname' 'specloopname_ln22819' <Predicate = (!icmp_ln890_1354)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x1155, i512 %local_B_ping_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = (!icmp_ln890_1354)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln890_1354)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln890_1354)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_7_x119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_7_x1155]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0         (specmemcore      ) [ 00000000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
local_B_ping_V_0        (alloca           ) [ 00111111111111111]
local_B_pong_V_0        (alloca           ) [ 00111111111111000]
br_ln22739              (br               ) [ 01111111111111000]
c0_V                    (phi              ) [ 00100000000000000]
intra_trans_en          (phi              ) [ 00111111111111000]
add_ln691               (add              ) [ 01111111111111000]
icmp_ln890              (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22739              (br               ) [ 00000000000000000]
specloopname_ln22739    (specloopname     ) [ 00000000000000000]
br_ln22740              (br               ) [ 00111111111111000]
br_ln890                (br               ) [ 00111111111111111]
c1_V                    (phi              ) [ 00010000000000000]
intra_trans_en_1        (phi              ) [ 00011111111111000]
add_ln691_1483          (add              ) [ 00111111111111000]
icmp_ln890_1353         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22740              (br               ) [ 00000000000000000]
specloopname_ln22740    (specloopname     ) [ 00000000000000000]
br_ln22741              (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 01111111111111000]
c2_V                    (phi              ) [ 00001000000000000]
intra_trans_en_2        (phi              ) [ 00001111111111000]
arb_1                   (phi              ) [ 00001111111111000]
add_ln691_1486          (add              ) [ 00111111111111000]
icmp_ln890_1355         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22741              (br               ) [ 00000000000000000]
specloopname_ln22741    (specloopname     ) [ 00000000000000000]
br_ln22745              (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
br_ln890                (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
c4_V_15                 (phi              ) [ 00000100000000000]
add_ln691_1485          (add              ) [ 00111111111111000]
zext_ln890_194          (zext             ) [ 00000010000000000]
icmp_ln890_1357         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22750              (br               ) [ 00000000000000000]
br_ln22761              (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
specloopname_ln22750    (specloopname     ) [ 00000000000000000]
tmp                     (read             ) [ 00000000000000000]
local_B_pong_V_0_addr   (getelementptr    ) [ 00000000000000000]
store_ln22757           (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
c6_V_2                  (phi              ) [ 00000001000000000]
add_ln691_1489          (add              ) [ 00111111111111000]
zext_ln890_196          (zext             ) [ 00000000000000000]
icmp_ln890_1359         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22762              (br               ) [ 00000000000000000]
local_B_ping_V_0_addr_2 (getelementptr    ) [ 00000000100000000]
br_ln0                  (br               ) [ 00000000000000000]
c6_V_1                  (phi              ) [ 00000001000000000]
add_ln691_1487          (add              ) [ 00111111111111000]
zext_ln890_195          (zext             ) [ 00000000000000000]
icmp_ln890_1358         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22793              (br               ) [ 00000000000000000]
local_B_pong_V_0_addr_1 (getelementptr    ) [ 00000000000010000]
br_ln0                  (br               ) [ 00000000000000000]
arb                     (xor              ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
specloopname_ln22762    (specloopname     ) [ 00000000000000000]
local_B_ping_V_0_load_1 (load             ) [ 00000000010000000]
br_ln22764              (br               ) [ 00111111111111000]
c7_V_2                  (phi              ) [ 00000000010000000]
add_ln691_1490          (add              ) [ 00111111111111000]
icmp_ln890_1361         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22764              (br               ) [ 00000000000000000]
specloopname_ln22764    (specloopname     ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
c4_V                    (phi              ) [ 00000000001000000]
add_ln691_1484          (add              ) [ 00111111111111000]
zext_ln890_193          (zext             ) [ 00000000000100000]
icmp_ln890_1356         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22781              (br               ) [ 00000000000000000]
br_ln22792              (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
specloopname_ln22781    (specloopname     ) [ 00000000000000000]
tmp_199                 (read             ) [ 00000000000000000]
local_B_ping_V_0_addr_1 (getelementptr    ) [ 00000000000000000]
store_ln22788           (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
specloopname_ln22793    (specloopname     ) [ 00000000000000000]
local_B_pong_V_0_load   (load             ) [ 00000000000001000]
br_ln22795              (br               ) [ 00111111111111000]
c7_V_1                  (phi              ) [ 00000000000001000]
add_ln691_1488          (add              ) [ 00111111111111000]
icmp_ln890_1360         (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22795              (br               ) [ 00000000000000000]
specloopname_ln22795    (specloopname     ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
c6_V                    (phi              ) [ 00000000000000100]
add_ln691_1481          (add              ) [ 00100000000000111]
zext_ln890              (zext             ) [ 00000000000000000]
icmp_ln890_1352         (icmp             ) [ 00000000000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22817              (br               ) [ 00000000000000000]
local_B_ping_V_0_addr   (getelementptr    ) [ 00000000000000010]
ret_ln22849             (ret              ) [ 00000000000000000]
specloopname_ln22817    (specloopname     ) [ 00000000000000000]
local_B_ping_V_0_load   (load             ) [ 00000000000000001]
br_ln22819              (br               ) [ 00000000000000111]
c7_V                    (phi              ) [ 00000000000000001]
add_ln691_1482          (add              ) [ 00000000000000111]
icmp_ln890_1354         (icmp             ) [ 00000000000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln22819              (br               ) [ 00000000000000000]
specloopname_ln22819    (specloopname     ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000111]
br_ln0                  (br               ) [ 00100000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_7_x119">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7_x119"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_7_x1155">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_7_x1155"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_348"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1179"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1730"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_440"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_606"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1902"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_716"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1498"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1938"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_438"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_485"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_484"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="local_B_ping_V_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_B_pong_V_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 tmp_199/11 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="512" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/13 write_ln174/16 "/>
</bind>
</comp>

<comp id="103" class="1004" name="local_B_pong_V_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="1"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_0_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="512" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln22757/6 local_B_pong_V_0_load/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_B_ping_V_0_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_0_addr_2/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_B_ping_V_0_load_1/7 store_ln22788/11 local_B_ping_V_0_load/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="local_B_pong_V_0_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_0_addr_1/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="local_B_ping_V_0_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="1"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_0_addr_1/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="local_B_ping_V_0_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_0_addr/14 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c0_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c0_V_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="intra_trans_en_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="intra_trans_en_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c1_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c1_V_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="intra_trans_en_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="intra_trans_en_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_1/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c2_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c2_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="intra_trans_en_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_2 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="intra_trans_en_2_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_2/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="arb_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="arb_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_1/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c4_V_15_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_15 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c4_V_15_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_15/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="c6_V_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_2 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="c6_V_2_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_2/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="c6_V_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="c6_V_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_1/7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="c7_V_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_2 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="c7_V_2_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_2/9 "/>
</bind>
</comp>

<comp id="279" class="1005" name="c4_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="c4_V_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c7_V_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="c7_V_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_1/13 "/>
</bind>
</comp>

<comp id="301" class="1005" name="c6_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="c6_V_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/14 "/>
</bind>
</comp>

<comp id="312" class="1005" name="c7_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="c7_V_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/16 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="512" slack="1"/>
<pin id="325" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_0_load_1 local_B_ping_V_0_load "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln691_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln890_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_1483_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1483/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln890_1353_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1353/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln691_1486_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1486/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln890_1355_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1355/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln691_1485_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1485/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln890_194_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_194/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln890_1357_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1357/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln691_1489_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1489/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln890_196_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_196/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln890_1359_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1359/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln691_1487_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1487/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln890_195_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_195/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln890_1358_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1358/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="arb_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln691_1490_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1490/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln890_1361_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1361/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln691_1484_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1484/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln890_193_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_193/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln890_1356_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1356/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln691_1488_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1488/13 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln890_1360_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1360/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln691_1481_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1481/14 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln890_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln890_1352_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1352/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln691_1482_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1482/16 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln890_1354_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1354/16 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln691_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln691_1483_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1483 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln691_1486_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1486 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln691_1485_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1485 "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln890_194_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890_194 "/>
</bind>
</comp>

<comp id="526" class="1005" name="add_ln691_1489_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1489 "/>
</bind>
</comp>

<comp id="534" class="1005" name="local_B_ping_V_0_addr_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_0_addr_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="add_ln691_1487_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1487 "/>
</bind>
</comp>

<comp id="547" class="1005" name="local_B_pong_V_0_addr_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_0_addr_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="arb_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln691_1490_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1490 "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln691_1484_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1484 "/>
</bind>
</comp>

<comp id="570" class="1005" name="zext_ln890_193_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890_193 "/>
</bind>
</comp>

<comp id="578" class="1005" name="local_B_pong_V_0_load_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="512" slack="1"/>
<pin id="580" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_0_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln691_1488_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1488 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln691_1481_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1481 "/>
</bind>
</comp>

<comp id="599" class="1005" name="local_B_ping_V_0_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_0_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln691_1482_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1482 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="90" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="90" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="161" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="161" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="186" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="122" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="332"><net_src comp="154" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="154" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="179" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="179" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="203" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="203" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="239" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="239" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="239" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="250" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="250" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="395"><net_src comp="250" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="261" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="261" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="412"><net_src comp="261" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="223" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="24" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="272" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="272" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="283" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="283" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="283" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="294" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="294" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="305" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="305" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="475"><net_src comp="305" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="316" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="54" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="316" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="328" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="500"><net_src comp="340" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="508"><net_src comp="352" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="516"><net_src comp="364" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="521"><net_src comp="370" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="529"><net_src comp="380" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="537"><net_src comp="116" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="542"><net_src comp="397" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="550"><net_src comp="128" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="555"><net_src comp="414" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="560"><net_src comp="420" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="568"><net_src comp="432" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="573"><net_src comp="438" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="581"><net_src comp="109" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="586"><net_src comp="448" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="594"><net_src comp="460" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="602"><net_src comp="143" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="607"><net_src comp="477" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_PE_0_7_x1155 | {9 13 16 }
 - Input state : 
	Port: B_IO_L2_in_boundary_x1 : fifo_B_B_IO_L2_in_7_x119 | {6 11 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln22739 : 2
	State 3
		add_ln691_1483 : 1
		icmp_ln890_1353 : 1
		br_ln22740 : 2
	State 4
		add_ln691_1486 : 1
		icmp_ln890_1355 : 1
		br_ln22741 : 2
		br_ln22745 : 1
	State 5
		add_ln691_1485 : 1
		zext_ln890_194 : 1
		icmp_ln890_1357 : 1
		br_ln22750 : 2
	State 6
		store_ln22757 : 1
	State 7
		add_ln691_1489 : 1
		zext_ln890_196 : 1
		icmp_ln890_1359 : 1
		br_ln22762 : 2
		local_B_ping_V_0_addr_2 : 2
		local_B_ping_V_0_load_1 : 3
		add_ln691_1487 : 1
		zext_ln890_195 : 1
		icmp_ln890_1358 : 1
		br_ln22793 : 2
		local_B_pong_V_0_addr_1 : 2
		local_B_pong_V_0_load : 3
	State 8
	State 9
		add_ln691_1490 : 1
		icmp_ln890_1361 : 1
		br_ln22764 : 2
	State 10
		add_ln691_1484 : 1
		zext_ln890_193 : 1
		icmp_ln890_1356 : 1
		br_ln22781 : 2
	State 11
		store_ln22788 : 1
	State 12
	State 13
		add_ln691_1488 : 1
		icmp_ln890_1360 : 1
		br_ln22795 : 2
	State 14
		add_ln691_1481 : 1
		zext_ln890 : 1
		icmp_ln890_1352 : 1
		br_ln22817 : 2
		local_B_ping_V_0_addr : 2
		local_B_ping_V_0_load : 3
	State 15
	State 16
		add_ln691_1482 : 1
		icmp_ln890_1354 : 1
		br_ln22819 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_328    |    0    |    12   |
|          |  add_ln691_1483_fu_340 |    0    |    12   |
|          |  add_ln691_1486_fu_352 |    0    |    13   |
|          |  add_ln691_1485_fu_364 |    0    |    12   |
|          |  add_ln691_1489_fu_380 |    0    |    12   |
|    add   |  add_ln691_1487_fu_397 |    0    |    12   |
|          |  add_ln691_1490_fu_420 |    0    |    12   |
|          |  add_ln691_1484_fu_432 |    0    |    12   |
|          |  add_ln691_1488_fu_448 |    0    |    12   |
|          |  add_ln691_1481_fu_460 |    0    |    12   |
|          |  add_ln691_1482_fu_477 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_334   |    0    |    9    |
|          | icmp_ln890_1353_fu_346 |    0    |    9    |
|          | icmp_ln890_1355_fu_358 |    0    |    10   |
|          | icmp_ln890_1357_fu_374 |    0    |    9    |
|          | icmp_ln890_1359_fu_391 |    0    |    9    |
|   icmp   | icmp_ln890_1358_fu_408 |    0    |    9    |
|          | icmp_ln890_1361_fu_426 |    0    |    9    |
|          | icmp_ln890_1356_fu_442 |    0    |    9    |
|          | icmp_ln890_1360_fu_454 |    0    |    9    |
|          | icmp_ln890_1352_fu_471 |    0    |    9    |
|          | icmp_ln890_1354_fu_483 |    0    |    9    |
|----------|------------------------|---------|---------|
|    xor   |       arb_fu_414       |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_90     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  zext_ln890_194_fu_370 |    0    |    0    |
|          |  zext_ln890_196_fu_386 |    0    |    0    |
|   zext   |  zext_ln890_195_fu_403 |    0    |    0    |
|          |  zext_ln890_193_fu_438 |    0    |    0    |
|          |    zext_ln890_fu_466   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   235   |
|----------|------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|local_B_ping_V_0|    0   |   256  |   257  |
|local_B_pong_V_0|    0   |   256  |   257  |
+----------------+--------+--------+--------+
|      Total     |    0   |   512  |   514  |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     add_ln691_1481_reg_591    |    4   |
|     add_ln691_1482_reg_604    |    4   |
|     add_ln691_1483_reg_497    |    5   |
|     add_ln691_1484_reg_565    |    4   |
|     add_ln691_1485_reg_513    |    4   |
|     add_ln691_1486_reg_505    |    6   |
|     add_ln691_1487_reg_539    |    4   |
|     add_ln691_1488_reg_583    |    4   |
|     add_ln691_1489_reg_526    |    4   |
|     add_ln691_1490_reg_557    |    4   |
|       add_ln691_reg_489       |    5   |
|         arb_1_reg_223         |    1   |
|          arb_reg_552          |    1   |
|          c0_V_reg_150         |    5   |
|          c1_V_reg_175         |    5   |
|          c2_V_reg_199         |    6   |
|        c4_V_15_reg_235        |    4   |
|          c4_V_reg_279         |    4   |
|         c6_V_1_reg_257        |    4   |
|         c6_V_2_reg_246        |    4   |
|          c6_V_reg_301         |    4   |
|         c7_V_1_reg_290        |    4   |
|         c7_V_2_reg_268        |    4   |
|          c7_V_reg_312         |    4   |
|    intra_trans_en_1_reg_186   |    1   |
|    intra_trans_en_2_reg_210   |    1   |
|     intra_trans_en_reg_161    |    1   |
|local_B_ping_V_0_addr_2_reg_534|    3   |
| local_B_ping_V_0_addr_reg_599 |    3   |
|local_B_pong_V_0_addr_1_reg_547|    3   |
| local_B_pong_V_0_load_reg_578 |   512  |
|            reg_323            |   512  |
|     zext_ln890_193_reg_570    |   64   |
|     zext_ln890_194_reg_518    |   64   |
+-------------------------------+--------+
|             Total             |  1262  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_96     |  p2  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_109    |  p0  |   3  |   3  |    9   ||    14   |
|     grp_access_fu_122    |  p0  |   5  |   3  |   15   ||    26   |
|  intra_trans_en_reg_161  |  p0  |   3  |   1  |    3   ||    9    |
| intra_trans_en_1_reg_186 |  p0  |   2  |   1  |    2   ||    9    |
| intra_trans_en_2_reg_210 |  p0  |   2  |   1  |    2   ||    9    |
|       arb_1_reg_223      |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1057  || 2.87329 ||    85   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   235  |
|   Memory  |    0   |    -   |   512  |   514  |
|Multiplexer|    -   |    2   |    -   |   85   |
|  Register |    -   |    -   |  1262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |  1774  |   834  |
+-----------+--------+--------+--------+--------+
