Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top_embed.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_embed.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_embed"
Output Format                      : NGC
Target Device                      : xc3s50a-4-vq100

---- Source Options
Top Module Name                    : top_embed
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rtl/divider.v" in library work
Compiling verilog file "../rtl/detect_rising_edge.v" in library work
Module <divider> compiled
Compiling verilog file "../rtl/detect_falling_edge.v" in library work
Module <detect_rising_edge> compiled
Compiling verilog file "../rtl/mux_data_spi.v" in library work
Module <detect_falling_edge> compiled
Compiling verilog file "../rtl/make_strobe.v" in library work
Module <mux_data_spi> compiled
Compiling verilog file "../rtl/make_22500pulse.v" in library work
Module <make_strobe> compiled
Compiling verilog file "../rtl/ilx511b.v" in library work
Compiling verilog include file "/home/ise/Machine_VB/embed/include/define.h"
Module <make_22500pulse> compiled
Compiling verilog file "../rtl/fpga_spi.v" in library work
Module <ilx511b> compiled
Compiling verilog file "../rtl/fifo_spi.v" in library work
Module <fpga_spi> compiled
Compiling verilog file "../rtl/ad7621.v" in library work
Module <fifo_spi> compiled
Compiling verilog file "../ipcore/fifo_ccd.v" in library work
Module <ad7621> compiled
Compiling verilog file "clock_wizard.v" in library work
Module <fifo_ccd> compiled
Compiling verilog file "../rtl/top_embed.v" in library work
Module <clock_wizard> compiled
Compiling verilog file "clk_wizard_4x.v" in library work
Module <top_embed> compiled
Compiling verilog file "make_clk.v" in library work
Module <clk_wizard_4x> compiled
Module <make_clk> compiled
No errors in compilation
Analysis of file <"top_embed.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_embed> in library <work>.

Analyzing hierarchy for module <clock_wizard> in library <work>.

Analyzing hierarchy for module <mux_data_spi> in library <work>.

Analyzing hierarchy for module <fpga_spi> in library <work> with parameters.
	version = "00000000000000000000000000000001"

Analyzing hierarchy for module <ilx511b> in library <work> with parameters.
	IDLE = "000"
	INTEGRATION = "100"
	LATCH_DATA = "101"
	READ_SPECTRUM = "111"
	RESET_CCD = "010"
	WAIT_CLK_TO_ROG1 = "001"
	WAIT_ROG_TO_CLK1 = "011"
	WAIT_ROG_TO_CLK2 = "110"

Analyzing hierarchy for module <make_strobe> in library <work>.

Analyzing hierarchy for module <make_22500pulse> in library <work>.

Analyzing hierarchy for module <ad7621> in library <work>.

Analyzing hierarchy for module <detect_rising_edge> in library <work>.

Analyzing hierarchy for module <fifo_spi> in library <work>.

Analyzing hierarchy for module <detect_falling_edge> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	FBITS = "00000000000000000000000000000100"
	FBITSW = "00000000000000000000000000000100"
	ITER = "00000000000000000000000000001110"
	WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <detect_rising_edge> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_embed>.
WARNING:Xst:2211 - "../ipcore/fifo_ccd.v" line 203: Instantiating black box module <fifo_ccd>.
Module <top_embed> is correct for synthesis.
 
Analyzing module <clock_wizard> in library <work>.
Module <clock_wizard> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_wizard>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKIN_PERIOD =  83.333000" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_wizard>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_wizard>.
Analyzing module <mux_data_spi> in library <work>.
Module <mux_data_spi> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "DRIVE =  12" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <scl_iobuf_0> in unit <mux_data_spi>.
    Set user-defined property "SLEW =  SLOW" for instance <scl_iobuf_0> in unit <mux_data_spi>.
Analyzing module <fpga_spi> in library <work>.
	version = 32'sb00000000000000000000000000000001
Module <fpga_spi> is correct for synthesis.
 
Analyzing module <detect_falling_edge> in library <work>.
Module <detect_falling_edge> is correct for synthesis.
 
Analyzing module <ilx511b> in library <work>.
	IDLE = 3'b000
	INTEGRATION = 3'b100
	LATCH_DATA = 3'b101
	READ_SPECTRUM = 3'b111
	RESET_CCD = 3'b010
	WAIT_CLK_TO_ROG1 = 3'b001
	WAIT_ROG_TO_CLK1 = 3'b011
	WAIT_ROG_TO_CLK2 = 3'b110
Module <ilx511b> is correct for synthesis.
 
Analyzing module <make_strobe> in library <work>.
Module <make_strobe> is correct for synthesis.
 
Analyzing module <make_22500pulse> in library <work>.
Module <make_22500pulse> is correct for synthesis.
 
Analyzing module <ad7621> in library <work>.
Module <ad7621> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	FBITS = 32'sb00000000000000000000000000000100
	FBITSW = 32'sb00000000000000000000000000000100
	ITER = 32'sb00000000000000000000000000001110
	WIDTH = 32'sb00000000000000000000000000001010
Module <divider> is correct for synthesis.
 
Analyzing module <detect_rising_edge> in library <work>.
Module <detect_rising_edge> is correct for synthesis.
 
Analyzing module <fifo_spi> in library <work>.
Module <fifo_spi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <FPGA_VERION> in unit <fpga_spi> has a constant value of 0000000000000001 during circuit operation. The register is replaced by logic.

Synthesizing Unit <make_strobe>.
    Related source file is "../rtl/make_strobe.v".
WARNING:Xst:647 - Input <FPGA_LAMPENABLE<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cont_strobe>.
    Found 1-bit register for signal <single_strobe>.
    Found 17x15-bit multiplier for signal <$mult0000> created at line 99.
    Found 33-bit subtractor for signal <$sub0000> created at line 99.
    Found 6-bit up counter for signal <cnt_mk_2MHz>.
    Found 16-bit up counter for signal <cnt_mk_strobe>.
    Found 33-bit comparator equal for signal <cont_strobe$cmp_eq0000> created at line 99.
    Found 16-bit comparator not equal for signal <flag_change_params$cmp_ne0000> created at line 88.
    Found 16-bit comparator not equal for signal <flag_change_params$cmp_ne0001> created at line 88.
    Found 1-bit register for signal <flag_end_single_strobe>.
    Found 16-bit comparator equal for signal <flag_end_single_strobe$cmp_eq0000> created at line 56.
    Found 1-bit register for signal <flag_start_single_strobe>.
    Found 16-bit adder carry out for signal <mult0000$addsub0001> created at line 99.
    Found 16-bit register for signal <prev_countbase>.
    Found 16-bit register for signal <prev_strbcount>.
    Found 28-bit up counter for signal <r_cnt_cont_strobe>.
    Found 16-bit comparator equal for signal <single_strobe$cmp_eq0000> created at line 55.
    Summary:
	inferred   3 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   5 Comparator(s).
Unit <make_strobe> synthesized.


Synthesizing Unit <make_22500pulse>.
    Related source file is "../rtl/make_22500pulse.v".
WARNING:Xst:647 - Input <sys_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_2_5Mhz>.
    Found 6-bit up counter for signal <cnt_make_2_5Mhz>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <make_22500pulse> synthesized.


Synthesizing Unit <detect_rising_edge>.
    Related source file is "../rtl/detect_rising_edge.v".
    Found 1-bit register for signal <d_i_ff1>.
    Found 1-bit register for signal <d_i_ff2>.
    Found 1-bit register for signal <d_i_ff3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <detect_rising_edge> synthesized.


Synthesizing Unit <detect_falling_edge>.
    Related source file is "../rtl/detect_falling_edge.v".
    Found 1-bit register for signal <d_i_ff1>.
    Found 1-bit register for signal <d_i_ff2>.
    Found 1-bit register for signal <d_i_ff3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <detect_falling_edge> synthesized.


Synthesizing Unit <divider>.
    Related source file is "../rtl/divider.v".
    Found 1-bit register for signal <busy>.
    Found 26-bit register for signal <q>.
    Found 10-bit register for signal <r>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <ovf>.
    Found 1-bit register for signal <dbz>.
    Found 11-bit register for signal <ac>.
    Found 11-bit comparator greatequal for signal <ac_next$cmp_ge0000> created at line 54.
    Found 9-bit up counter for signal <i>.
    Found 16x10-bit multiplier for signal <q$mult0000> created at line 81.
    Found 10-bit register for signal <q1>.
    Found 26-bit comparator greater for signal <r_data_o$cmp_gt0000> created at line 103.
    Found 1-bit register for signal <valid_ff>.
    Found 10-bit register for signal <y1>.
    Summary:
	inferred   1 Counter(s).
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <divider> synthesized.


Synthesizing Unit <clock_wizard>.
    Related source file is "clock_wizard.v".
Unit <clock_wizard> synthesized.


Synthesizing Unit <mux_data_spi>.
    Related source file is "../rtl/mux_data_spi.v".
WARNING:Xst:646 - Signal <m0_scl_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mux_data_spi> synthesized.


Synthesizing Unit <fpga_spi>.
    Related source file is "../rtl/fpga_spi.v".
    Found 16-bit register for signal <FPGA_SSLOWDELAY>.
    Found 16-bit register for signal <FPGA_SSHIGHDELAY>.
    Found 16-bit register for signal <FPGA_INTCLOCK>.
    Found 16-bit register for signal <FPGA_OFFSETVALUE>.
    Found 16-bit register for signal <FPGA_MAXSATVALUE>.
    Found 16-bit register for signal <FPGA_COUNTBASE>.
    Found 1-bit register for signal <fpga_miso>.
    Found 16-bit register for signal <FPGA_LAMPENABLE>.
    Found 16-bit register for signal <FPGA_STRBCOUNT>.
    Found 1-bit 17-to-1 multiplexer for signal <$varindex0000> created at line 157.
    Found 5-bit down counter for signal <cnt_shift_data>.
    Found 5-bit comparator greatequal for signal <cnt_shift_data$cmp_ge0000> created at line 154.
    Found 5-bit comparator lessequal for signal <cnt_shift_data$cmp_le0000> created at line 154.
    Found 5-bit up counter for signal <cnt_spi>.
    Found 8-bit register for signal <fpga_addr>.
    Found 24-bit register for signal <receive_data>.
    Found 1-bit register for signal <Rx_Done>.
    Found 17-bit register for signal <transmit_data>.
    Found 1-bit register for signal <wr_or_rd>.
    Summary:
	inferred   2 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fpga_spi> synthesized.


Synthesizing Unit <ilx511b>.
    Related source file is "../rtl/ilx511b.v".
WARNING:Xst:1780 - Signal <flag_start_ctr_rog2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 123 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <flag_sel_clok>.
    Found 1-bit register for signal <ilx511b_clk>.
    Found 1-bit register for signal <ilx511b_rog>.
    Found 18-bit subtractor for signal <$sub0000> created at line 158.
    Found 16-bit up counter for signal <cnt_1khz>.
    Found 10-bit up counter for signal <cnt_delay_clok_high_to_rog_low>.
    Found 10-bit up counter for signal <cnt_delay_rog_high_to_clok_low>.
    Found 16-bit up counter for signal <cnt_intclk>.
    Found 10-bit up counter for signal <cnt_keep_rog_low1>.
    Found 10-bit up counter for signal <cnt_keep_rog_low2>.
    Found 16-bit up counter for signal <cnt_make_smp_clk>.
    Found 16-bit up counter for signal <cnt_smp>.
    Found 7-bit register for signal <current_state>.
    Found 1-bit register for signal <en_delay_clok_high_to_rog_low>.
    Found 1-bit register for signal <en_delay_rog_high_to_clok_low>.
    Found 1-bit register for signal <en_integration>.
    Found 1-bit register for signal <en_keep_rog_to_low1>.
    Found 1-bit register for signal <en_keep_rog_to_low2>.
    Found 1-bit register for signal <en_latch_data>.
    Found 1-bit register for signal <flag_en_frame>.
    Found 1-bit register for signal <flag_en_smp_data>.
    Found 18-bit comparator equal for signal <flag_sel_clok$cmp_eq0002> created at line 158.
    Found 1-bit register for signal <flag_smp_data>.
    Found 1-bit register for signal <flag_start_ctr_rog1>.
    Found 1-bit register for signal <integ_done>.
    Found 16-bit comparator not equal for signal <integ_done$cmp_ne0000> created at line 283.
    Found 7-bit register for signal <next_state>.
    Found 1-bit register for signal <start_integration>.
    Summary:
	inferred   8 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ilx511b> synthesized.


Synthesizing Unit <ad7621>.
    Related source file is "../rtl/ad7621.v".
WARNING:Xst:647 - Input <FPGA_MAXSATVALUE<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ad7621_convst>.
    Found 1-bit register for signal <ad7621_start_ff1>.
    Found 1-bit register for signal <ad7621_start_ff2>.
    Found 16-bit up counter for signal <cnt_rd_pixel>.
    Found 16-bit register for signal <r_dat_temp>.
    Found 16-bit comparator greater for signal <r_dat_temp$cmp_gt0000> created at line 79.
    Found 16-bit comparator less for signal <r_dat_temp$cmp_lt0000> created at line 79.
    Found 16-bit subtractor for signal <r_dat_temp$sub0000> created at line 81.
    Found 1-bit register for signal <r_dat_valid_temp>.
    Found 16-bit comparator greatequal for signal <r_dat_valid_temp$cmp_ge0000> created at line 79.
    Found 16-bit comparator lessequal for signal <r_dat_valid_temp$cmp_le0000> created at line 79.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ad7621> synthesized.


Synthesizing Unit <fifo_spi>.
    Related source file is "../rtl/fifo_spi.v".
WARNING:Xst:647 - Input <sys_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flag_fifo_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <data_tranfer>.
    Found 1-bit register for signal <flag_fifo_data_ff>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <fifo_spi> synthesized.


Synthesizing Unit <top_embed>.
    Related source file is "../rtl/top_embed.v".
WARNING:Xst:653 - Signal <sys_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sys_2xclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cnt_ff> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pixel_ready>.
    Found 11-bit comparator greatequal for signal <pixel_ready$cmp_ge0000> created at line 217.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top_embed> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x10-bit multiplier                                  : 1
 17x15-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 11-bit subtractor                                     : 1
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
# Counters                                             : 16
 10-bit up counter                                     : 4
 16-bit up counter                                     : 6
 28-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 83
 1-bit register                                        : 61
 10-bit register                                       : 3
 11-bit register                                       : 1
 16-bit register                                       : 12
 17-bit register                                       : 1
 24-bit register                                       : 1
 26-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 16
 11-bit comparator greatequal                          : 2
 16-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 3
 18-bit comparator equal                               : 1
 26-bit comparator greater                             : 1
 33-bit comparator equal                               : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 17-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore/fifo_ccd.ngc>.
Loading core <fifo_ccd> for timing and area information for instance <fifo_ccd_instance>.
INFO:Xst:2261 - The FF/Latch <fpga_addr_0> in Unit <fpga_spi_instance> is equivalent to the following FF/Latch, which will be removed : <fpga_addr_1> 
WARNING:Xst:1293 - FF/Latch <transmit_data_0> has a constant value of 0 in block <fpga_spi_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fpga_addr_0> has a constant value of 0 in block <fpga_spi_instance>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ad7621>.
	Found pipelined multiplier on signal <div_instance/q_mult0000>:
		- 1 pipeline level(s) found in a register on signal <r_dat_temp>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier div_instance/Mmult_q_mult0000 by adding 1 register level(s).
Unit <ad7621> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x10-bit registered multiplier                       : 1
 17x15-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 1
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
# Counters                                             : 16
 10-bit up counter                                     : 4
 16-bit up counter                                     : 6
 28-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 355
 Flip-Flops                                            : 355
# Comparators                                          : 16
 11-bit comparator greatequal                          : 2
 16-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 3
 18-bit comparator equal                               : 1
 26-bit comparator greater                             : 1
 33-bit comparator equal                               : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 17-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <transmit_data_0> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fpga_addr_0> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fpga_addr_1> has a constant value of 0 in block <fpga_spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff1> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff1> 
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff2> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff2> 
INFO:Xst:2261 - The FF/Latch <fpga_clk_rise_edge_instance/d_i_ff3> in Unit <fpga_spi> is equivalent to the following FF/Latch, which will be removed : <fpga_clk_fall_edge_instance/d_i_ff3> 
WARNING:Xst:2677 - Node <div_instance/q_0> of sequential type is unconnected in block <ad7621>.
WARNING:Xst:2677 - Node <div_instance/q_1> of sequential type is unconnected in block <ad7621>.
WARNING:Xst:2677 - Node <div_instance/q_2> of sequential type is unconnected in block <ad7621>.
WARNING:Xst:2677 - Node <div_instance/q_3> of sequential type is unconnected in block <ad7621>.

Optimizing unit <top_embed> ...

Optimizing unit <make_strobe> ...

Optimizing unit <fpga_spi> ...

Optimizing unit <ilx511b> ...

Optimizing unit <ad7621> ...

Optimizing unit <fifo_spi> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff1> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff1> 
INFO:Xst:2261 - The FF/Latch <fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff1> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <fifo_spi_instance/rise_edge_fifo_clk_instant/d_i_ff1> 
INFO:Xst:2261 - The FF/Latch <fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff2> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <fifo_spi_instance/rise_edge_fifo_clk_instant/d_i_ff2> 
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff2> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff2> 
INFO:Xst:2261 - The FF/Latch <fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff3> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <fifo_spi_instance/rise_edge_fifo_clk_instant/d_i_ff3> 
INFO:Xst:2261 - The FF/Latch <rise_edge_acqui_src_instant/d_i_ff3> in Unit <top_embed> is equivalent to the following FF/Latch, which will be removed : <ilx_instance/rising_edge_fifo_instant/d_i_ff3> 
Found area constraint ratio of 100 (+ 5) on block top_embed, actual ratio is 79.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_ccd_instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

Processing Unit <top_embed> :
	Found 2-bit shift register for signal <fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff2>.
	Found 2-bit shift register for signal <fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff2>.
	Found 3-bit shift register for signal <fpga_spi_instance/receive_data_18>.
	Found 2-bit shift register for signal <ad7621_instance/falling_edge_fifo_instant/d_i_ff2>.
	Found 2-bit shift register for signal <ad7621_instance/ad7621_start_ff2>.
	Found 2-bit shift register for signal <fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2>.
Unit <top_embed> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 521
 Flip-Flops                                            : 521
# Shift Registers                                      : 6
 2-bit shift register                                  : 5
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_embed.ngr
Top Level Output File Name         : top_embed
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 1532
#      GND                         : 2
#      INV                         : 71
#      LUT1                        : 203
#      LUT2                        : 106
#      LUT2_L                      : 1
#      LUT3                        : 66
#      LUT4                        : 363
#      MUXCY                       : 397
#      MUXF5                       : 19
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 299
# FlipFlops/Latches                : 599
#      FD                          : 52
#      FDC                         : 1
#      FDCE                        : 53
#      FDE                         : 116
#      FDP                         : 10
#      FDPE                        : 4
#      FDR                         : 127
#      FDRE                        : 205
#      FDRS                        : 1
#      FDS                         : 2
#      FDSE                        : 28
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Shift Registers                  : 6
#      SRL16                       : 5
#      SRL16E                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 39
#      IBUF                        : 26
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 11
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-4 

 Number of Slices:                      548  out of    704    77%  
 Number of Slice Flip Flops:            599  out of   1408    42%  
 Number of 4 input LUTs:                816  out of   1408    57%  
    Number used as logic:               810
    Number used as Shift registers:       6
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of     68    57%  
 Number of BRAMs:                         2  out of      3    66%  
 Number of MULT18X18SIOs:                 2  out of      3    66%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
sys_clk                            | clk_wizard_instance/DCM_SP_INST:CLKFX| 608   |
-----------------------------------+--------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                     | Buffer(FF name)                                                                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0) | 35    |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)          | 22    |
_or0001(_or00011:O)                                                                                                                                                | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                             | 6     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                             | 2     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)| 2     |
fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                             | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 72.656ns (Maximum Frequency: 13.764MHz)
   Minimum input arrival time before clock: 5.523ns
   Maximum output required time after clock: 6.909ns
   Maximum combinational path delay: 7.102ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 72.656ns (frequency: 13.764MHz)
  Total number of paths / destination ports: 1355347 / 1286
-------------------------------------------------------------------------
Delay:               18.164ns (Levels of Logic = 39)
  Source:            fpga_spi_instance/FPGA_STRBCOUNT_1 (FF)
  Destination:       mk_strobe_instance/r_cnt_cont_strobe_27 (FF)
  Source Clock:      sys_clk rising 4.0X
  Destination Clock: sys_clk rising 4.0X

  Data Path: fpga_spi_instance/FPGA_STRBCOUNT_1 to mk_strobe_instance/r_cnt_cont_strobe_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.730  fpga_spi_instance/FPGA_STRBCOUNT_1 (fpga_spi_instance/FPGA_STRBCOUNT_1)
     LUT1:I0->O            1   0.648   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>_rt (mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<1> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<2> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<3> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<4> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<5> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<6> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<7> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<8> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<9> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<10> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<11> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<12> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<13> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Madd_mult0000_addsub0001_cy<14> (mk_strobe_instance/Madd_mult0000_addsub0001_cy<14>)
     XORCY:CI->O           1   0.844   0.420  mk_strobe_instance/Madd_mult0000_addsub0001_xor<15> (mk_strobe_instance/mult0000_addsub0001<15>)
     MULT18X18SIO:A15->P15    1   4.834   0.420  mk_strobe_instance/Mmult__mult0000 (mk_strobe_instance/_mult0000<15>)
     INV:I->O              1   0.648   0.000  mk_strobe_instance/Msub__sub0000_lut<15>_INV_0 (mk_strobe_instance/Msub__sub0000_lut<15>)
     MUXCY:S->O            1   0.632   0.000  mk_strobe_instance/Msub__sub0000_cy<15> (mk_strobe_instance/Msub__sub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<16> (mk_strobe_instance/Msub__sub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<17> (mk_strobe_instance/Msub__sub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<18> (mk_strobe_instance/Msub__sub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<19> (mk_strobe_instance/Msub__sub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<20> (mk_strobe_instance/Msub__sub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<21> (mk_strobe_instance/Msub__sub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<22> (mk_strobe_instance/Msub__sub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<23> (mk_strobe_instance/Msub__sub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<24> (mk_strobe_instance/Msub__sub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<25> (mk_strobe_instance/Msub__sub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<26> (mk_strobe_instance/Msub__sub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<27> (mk_strobe_instance/Msub__sub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<28> (mk_strobe_instance/Msub__sub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<29> (mk_strobe_instance/Msub__sub0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  mk_strobe_instance/Msub__sub0000_cy<30> (mk_strobe_instance/Msub__sub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.452  mk_strobe_instance/Msub__sub0000_xor<31> (mk_strobe_instance/_sub0000<31>)
     LUT3:I2->O            1   0.648   0.000  mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<15> (mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<15>)
     MUXCY:S->O            1   0.632   0.000  mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15> (mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>)
     MUXCY:CI->O           2   0.141   0.450  mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16> (mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>)
     LUT4:I3->O           28   0.648   1.261  mk_strobe_instance/r_cnt_cont_strobe_or00001 (mk_strobe_instance/r_cnt_cont_strobe_or0000)
     FDR:R                     0.869          mk_strobe_instance/r_cnt_cont_strobe_0
    ----------------------------------------
    Total                     18.164ns (14.431ns logic, 3.733ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 584 / 319
-------------------------------------------------------------------------
Offset:              5.523ns (Levels of Logic = 3)
  Source:            fpga_cs (PAD)
  Destination:       fpga_spi_instance/Mshreg_receive_data_18 (FF)
  Destination Clock: sys_clk rising 4.0X

  Data Path: fpga_cs to fpga_spi_instance/Mshreg_receive_data_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  fpga_cs_IBUF (fpga_cs_IBUF)
     LUT3:I0->O            6   0.648   0.812  fpga_spi_instance/Rx_Done_not000111 (fpga_spi_instance/cnt_spi_and0000)
     LUT4:I0->O           23   0.648   1.202  fpga_spi_instance/receive_data_not00011 (fpga_spi_instance/receive_data_not0001)
     SRL16E:CE                 0.588          fpga_spi_instance/Mshreg_receive_data_18
    ----------------------------------------
    Total                      5.523ns (2.733ns logic, 2.790ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              6.909ns (Levels of Logic = 2)
  Source:            ilx_instance/flag_sel_clok (FF)
  Destination:       ilx511b_clk (PAD)
  Source Clock:      sys_clk rising 4.0X

  Data Path: ilx_instance/flag_sel_clok to ilx511b_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.591   0.730  ilx_instance/flag_sel_clok (ilx_instance/flag_sel_clok)
     LUT3:I0->O            1   0.648   0.420  ilx511b_clk1 (ilx511b_clk_OBUF)
     OBUF:I->O                 4.520          ilx511b_clk_OBUF (ilx511b_clk)
    ----------------------------------------
    Total                      6.909ns (5.759ns logic, 1.150ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Delay:               7.102ns (Levels of Logic = 3)
  Source:            fpga_cs (PAD)
  Destination:       spi_miso (PAD)

  Data Path: fpga_cs to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.665  fpga_cs_IBUF (fpga_cs_IBUF)
     LUT4:I2->O            1   0.648   0.420  mux_spi_instance/m0_scl_o1 (mux_spi_instance/m0_scl_o)
     IOBUF:I->IO               4.520          mux_spi_instance/scl_iobuf_0 (spi_miso)
    ----------------------------------------
    Total                      7.102ns (6.017ns logic, 1.085ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.77 secs
 
--> 


Total memory usage is 539544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   19 (   0 filtered)

