# do Circuito.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:51 on Jun 21,2021
# vlog -work work testando.vo 
# -- Compiling module mainCircuit
# 
# Top level modules:
# 	mainCircuit
# End time: 19:51:52 on Jun 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:52 on Jun 21,2021
# vlog -work work mainCircuit.vwf.vt 
# -- Compiling module mainCircuit_vlg_vec_tst
# 
# Top level modules:
# 	mainCircuit_vlg_vec_tst
# End time: 19:51:52 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mainCircuit_vlg_vec_tst 
# Start time: 19:51:52 on Jun 21,2021
# Loading work.mainCircuit_vlg_vec_tst
# Loading work.mainCircuit
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : mainCircuit.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /mainCircuit_vlg_vec_tst
# End time: 19:51:53 on Jun 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
