info x 42 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 reg
term mark 71 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 10 12 0 0 CLKinSTD_LOGIC
var add 2 0 0 34 10 17 0 0 DINinSTD_LOGIC
var add 3 0 0 34 10 23 0 0 LOADinSTD_LOGIC
var add 4 3 0 36 11 17 0 0 LOAD_DATAinSTD_LOGIC_VECTOR
var add 5 3 0 36 12 12 0 0 DOUToutSTD_LOGIC_VECTOR
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 155 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0
cell fill 2 8 0 0 0 0 0 0 1
cell fill 2 12 0 0 0 0 0 0 0
cell fill 2 16 0 0 0 0 0 0 1
cell fill 2 20 0 0 0 0 0 0 0
cell fill 2 24 0 0 0 0 0 0 1
cell fill 2 28 0 0 0 0 0 0 0
cell fill 2 32 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0
cell fill 3 20 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0000
cell fill 4 4 0 0 0 0 0 0 0001
cell fill 4 8 0 0 0 0 0 0 0010
cell fill 4 12 0 0 0 0 0 0 0011
cell fill 4 16 0 0 0 0 0 0 0100
cell fill 4 20 0 0 0 0 0 0 0101
cell fill 4 24 0 0 0 0 0 0 0110
time info 50 50 10 10 50 50 1 1 nsCLK
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 3758219771 29621586 8 0 0 0 0 reg.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 164 7 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = reg.vhd
Fri Feb 27 16:33:13 2004
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
