arch = "AArch64"
name = "WBM+dsb-tlbiis-dsb-[dmb]-dmb"
symbolic = ["x", "y", "u", "v"]

page_table_setup = """
    physical pa1 pa2 pa3;
    x |-> pa1;
    y |-> pa1;
    x ?-> invalid;
    *pa1 = 0;

    u |-> pa2;
    *pa2 = 0;
    v |-> pa3;
    *pa3 = 0;

    identity 0x1000 with code;
"""

[thread.0]
init = {}
code = """
    STR X0,[X1]
    DSB SY
    TLBI VAE1IS,X5
    DSB SY
    STR X6,[X7]
    DMB SY
    LDR X8,[X9]
    DMB SY
    LDR X2,[X3]
"""

[thread.0.reset]
R0 = "extz(0b0, 64)"
R1 = "pte3(x, page_table_base)"
R3 = "y"
R5 = "extz(page(x), 64)"
R6 = "extz(0b1, 64)"
R7 = "u"
R9 = "v"
"PSTATE.EL" = "0b01"
VBAR_EL1 = "extz(0x1000, 64)"

[section.thread0_el1_handler]
address = "0x1400"
code = """
    MOV X2,#2

    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[thread.1]
init = {}
code = """
    LDR X2,[X3]
    DMB SY
    STR X0,[X1]
    DMB SY
    STR X4,[X5]
"""

[thread.1.reset]
R0 = "extz(0b1, 64)"
R1 = "x"
R3 = "u"
R4 = "extz(0b1, 64)"
R5 = "v"

[final]
assertion = "0:X8 = 1 & 0:X0 = 2 & 1:X2 = 1"
