#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 15 22:03:52 2024
# Process ID: 832
# Current directory: D:/G16-VLSI/Async_fifo/Async_fifo.runs/synth_1
# Command line: vivado.exe -log async_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source async_fifo.tcl
# Log file: D:/G16-VLSI/Async_fifo/Async_fifo.runs/synth_1/async_fifo.vds
# Journal file: D:/G16-VLSI/Async_fifo/Async_fifo.runs/synth_1\vivado.jou
# Running On: SachinsLatitude, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 16981 MB
#-----------------------------------------------------------
source async_fifo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 473.848 ; gain = 184.949
Command: synth_design -top async_fifo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3120
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 920.484 ; gain = 441.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [D:/G16-VLSI/Async_fifo/Async_fifo.srcs/sources_1/new/Async_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [D:/G16-VLSI/Async_fifo/Async_fifo.srcs/sources_1/new/Async_fifo.v:87]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (0#1) [D:/G16-VLSI/Async_fifo/Async_fifo.srcs/sources_1/new/Async_fifo.v:87]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (0#1) [D:/G16-VLSI/Async_fifo/Async_fifo.srcs/sources_1/new/Async_fifo.v:1]
WARNING: [Synth 8-7137] Register fifo_mem_reg in module async_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register rd_data_reg in module async_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/G16-VLSI/Async_fifo/Async_fifo.srcs/sources_1/new/Async_fifo.v:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1033.547 ; gain = 554.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.547 ; gain = 554.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.547 ; gain = 554.738
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.547 ; gain = 554.738
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 91    
	                7 Bit    Registers := 8     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|async_fifo  | sync_rd_ptr/data_out_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|async_fifo  | sync_wr_ptr/data_out_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |LUT1   |     2|
|3     |LUT2   |     5|
|4     |LUT3   |    11|
|5     |LUT4   |    92|
|6     |LUT5   |     2|
|7     |LUT6   |   244|
|8     |MUXF7  |    96|
|9     |MUXF8  |    32|
|10    |SRL16E |     2|
|11    |FDCE   |    14|
|12    |FDRE   |   730|
|13    |IBUF   |    14|
|14    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  1256|
|2     |  sync_rd_ptr |sync_signal   |     4|
|3     |  sync_wr_ptr |sync_signal_0 |     5|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1284.496 ; gain = 805.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1284.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'async_fifo' is not ideal for floorplanning, since the cellview 'async_fifo' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cabc2daf
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1356.648 ; gain = 882.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1356.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/G16-VLSI/Async_fifo/Async_fifo.runs/synth_1/async_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file async_fifo_utilization_synth.rpt -pb async_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 22:05:29 2024...
