INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI Projects/par_gen/par_gen.srcs/sources_1/new/par_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_check
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI Projects/par_gen/par_gen.srcs/sources_1/new/par_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI Projects/par_gen/par_gen.srcs/sim_1/new/par_check_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par_check_tb
