{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745471946777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745471946784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 00:19:06 2025 " "Processing started: Thu Apr 24 00:19:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745471946784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471946784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471946785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745471947915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745471947915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "RISC-V Processor/writeback.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/writeback.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471952988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471952988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "RISC-V Processor/register.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/regfile_bypass.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/regfile_bypass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile_bypass " "Found entity 1: regFile_bypass" {  } { { "RISC-V Processor/regFile_bypass.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/regFile_bypass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "RISC-V Processor/regFile.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/proc_hier_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/proc_hier_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_hier_bench " "Found entity 1: proc_hier_bench" {  } { { "RISC-V Processor/proc_hier_bench.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc_hier_bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/proc_hier.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/proc_hier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_hier " "Found entity 1: proc_hier" {  } { { "RISC-V Processor/proc_hier.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc_hier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "RISC-V Processor/pc_reg.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/memory2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/memory2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory2c " "Found entity 1: memory2c" {  } { { "RISC-V Processor/memory2c.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/memory2c.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471953880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471953880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "RISC-V Processor/memory.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/me_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/me_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ME_WB " "Found entity 1: ME_WB" {  } { { "RISC-V Processor/ME_WB.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ME_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_handler " "Found entity 1: interrupt_handler" {  } { { "RISC-V Processor/interrupt_handler.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/interrupt_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "RISC-V Processor/instr_mem.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/instr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/instr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "RISC-V Processor/proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/immediate_execution.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/immediate_execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_execution " "Found entity 1: immediate_execution" {  } { { "RISC-V Processor/immediate_execution.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/immediate_execution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "RISC-V Processor/IF_ID.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471954944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471954944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext ID_EX.sv(2) " "Verilog HDL Declaration information at ID_EX.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "RISC-V Processor/ID_EX.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ID_EX.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745471955065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "RISC-V Processor/ID_EX.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "RISC-V Processor/hazard_detection.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/hazard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "RISC-V Processor/fetch_tb.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "RISC-V Processor/fetch.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "RISC-V Processor/execute.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext EX_ME.sv(2) " "Verilog HDL Declaration information at EX_ME.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745471955719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/ex_me.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/ex_me.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ME " "Found entity 1: EX_ME" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/dff_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/dff_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_proc " "Found entity 1: dff_proc" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471955995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471955995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/clkrst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/clkrst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "RISC-V Processor/clkrst.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/clkrst.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "RISC-V Processor/alu_control.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/alu_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RISC-V Processor/alu.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "I:/minilab000/Minilab0/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "I:/minilab000/Minilab0/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956768 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instr_mem_onchip_bb.v " "Can't analyze file -- file instr_mem_onchip_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745471956780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem_onchip " "Found entity 1: instr_mem_onchip" {  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471956925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471956925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_out ME_WB.sv(35) " "Verilog HDL Implicit Net warning at ME_WB.sv(35): created implicit net for \"imm_ctrl_out\"" {  } { { "RISC-V Processor/ME_WB.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ME_WB.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471956930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_in ME_WB.sv(35) " "Verilog HDL Implicit Net warning at ME_WB.sv(35): created implicit net for \"imm_ctrl_in\"" {  } { { "RISC-V Processor/ME_WB.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ME_WB.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471956930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_out EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_out\"" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471956930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_in EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_in\"" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471956930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n Minilab0.v(72) " "Verilog HDL Implicit Net warning at Minilab0.v(72): created implicit net for \"rst_n\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471956930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab0 " "Elaborating entity \"Minilab0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745471957741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n Minilab0.v(72) " "Verilog HDL or VHDL warning at Minilab0.v(72): object \"rst_n\" assigned a value but never read" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745471957765 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Minilab0.v(14) " "Output port \"HEX0\" at Minilab0.v(14) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957766 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Minilab0.v(15) " "Output port \"HEX1\" at Minilab0.v(15) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957766 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Minilab0.v(16) " "Output port \"HEX2\" at Minilab0.v(16) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957767 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Minilab0.v(17) " "Output port \"HEX3\" at Minilab0.v(17) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957767 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Minilab0.v(18) " "Output port \"HEX4\" at Minilab0.v(18) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957767 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Minilab0.v(19) " "Output port \"HEX5\" at Minilab0.v(19) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471957767 "|Minilab0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc " "Elaborating entity \"proc\" for hierarchy \"proc:proc\"" {  } { { "Minilab0.v" "proc" { Text "I:/minilab000/Minilab0/Minilab0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471957783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch proc:proc\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"proc:proc\|fetch:fetch\"" {  } { { "RISC-V Processor/proc.sv" "fetch" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471957818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem_onchip proc:proc\|fetch:fetch\|instr_mem_onchip:IM " "Elaborating entity \"instr_mem_onchip\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\"" {  } { { "RISC-V Processor/fetch.sv" "IM" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471957863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\"" {  } { { "instr_mem_onchip.v" "altsyncram_component" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471957935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\"" {  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471957948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr_mem.mif " "Parameter \"init_file\" = \"instr_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471957948 ""}  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745471957948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5fg1 " "Found entity 1: altsyncram_5fg1" {  } { { "db/altsyncram_5fg1.tdf" "" { Text "I:/minilab000/Minilab0/db/altsyncram_5fg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471958078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5fg1 proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\|altsyncram_5fg1:auto_generated " "Elaborating entity \"altsyncram_5fg1\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\|altsyncram_5fg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID proc:proc\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"proc:proc\|IF_ID:IF_ID\"" {  } { { "RISC-V Processor/proc.sv" "IF_ID" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958167 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out IF_ID.sv(15) " "Output port \"EXT_out\" at IF_ID.sv(15) has no driver" {  } { { "RISC-V Processor/IF_ID.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471958185 "|Minilab0|proc:proc|IF_ID:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_proc proc:proc\|IF_ID:IF_ID\|dff_proc:pc\[0\] " "Elaborating entity \"dff_proc\" for hierarchy \"proc:proc\|IF_ID:IF_ID\|dff_proc:pc\[0\]\"" {  } { { "RISC-V Processor/IF_ID.sv" "pc\[0\]" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dff_proc.sv(14) " "Verilog HDL assignment warning at dff_proc.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471958232 "|Minilab0|proc:proc|IF_ID:IF_ID|dff_proc:pc[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode proc:proc\|decode:decode " "Elaborating entity \"decode\" for hierarchy \"proc:proc\|decode:decode\"" {  } { { "RISC-V Processor/proc.sv" "decode" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(84) " "Verilog HDL assignment warning at decode.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471958281 "|Minilab0|proc:proc|decode:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(86) " "Verilog HDL assignment warning at decode.sv(86): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471958281 "|Minilab0|proc:proc|decode:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(92) " "Verilog HDL assignment warning at decode.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471958281 "|Minilab0|proc:proc|decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_execution proc:proc\|decode:decode\|immediate_execution:IE " "Elaborating entity \"immediate_execution\" for hierarchy \"proc:proc\|decode:decode\|immediate_execution:IE\"" {  } { { "RISC-V Processor/decode.sv" "IE" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder proc:proc\|decode:decode\|instr_decoder:instr_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\"" {  } { { "RISC-V Processor/decode.sv" "instr_decoder" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_ctrl instr_decoder.sv(20) " "Verilog HDL or VHDL warning at instr_decoder.sv(20): object \"alu_ctrl\" assigned a value but never read" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745471958335 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instr_decoder.sv(756) " "Verilog HDL Case Statement warning at instr_decoder.sv(756): case item expression covers a value already covered by a previous case item" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 756 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1745471958339 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958340 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src_sel_A instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"alu_src_sel_A\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958340 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src_sel_B instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"alu_src_sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958340 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_ctrl instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"imm_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958340 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958340 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958341 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_en instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958341 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_sel instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"result_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958341 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcJalSrc instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"pcJalSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958341 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_length instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_length\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958341 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_read\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_sign instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_sign instr_decoder.sv(101) " "Inferred latch for \"mem_sign\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read instr_decoder.sv(101) " "Inferred latch for \"mem_read\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_length\[0\] instr_decoder.sv(101) " "Inferred latch for \"mem_length\[0\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_length\[1\] instr_decoder.sv(101) " "Inferred latch for \"mem_length\[1\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcJalSrc instr_decoder.sv(101) " "Inferred latch for \"pcJalSrc\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sel\[0\] instr_decoder.sv(101) " "Inferred latch for \"result_sel\[0\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sel\[1\] instr_decoder.sv(101) " "Inferred latch for \"result_sel\[1\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958347 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_en instr_decoder.sv(101) " "Inferred latch for \"mem_write_en\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch instr_decoder.sv(101) " "Inferred latch for \"branch\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump instr_decoder.sv(101) " "Inferred latch for \"jump\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[0\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[0\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[1\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[1\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[2\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[2\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_B\[0\] instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_B\[0\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_B\[1\] instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_B\[1\]\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_A instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_A\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958349 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write instr_decoder.sv(101) " "Inferred latch for \"reg_write\" at instr_decoder.sv(101)" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471958350 "|Minilab0|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_control:alu_control_logic " "Elaborating entity \"alu_control\" for hierarchy \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_control:alu_control_logic\"" {  } { { "RISC-V Processor/instr_decoder.sv" "alu_control_logic" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile_bypass proc:proc\|decode:decode\|regFile_bypass:RF " "Elaborating entity \"regFile_bypass\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\"" {  } { { "RISC-V Processor/decode.sv" "RF" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\"" {  } { { "RISC-V Processor/regFile_bypass.sv" "rf" { Text "I:/minilab000/Minilab0/RISC-V Processor/regFile_bypass.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471958796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg1 " "Elaborating entity \"Register\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg1\"" {  } { { "RISC-V Processor/regFile.sv" "reg1" { Text "I:/minilab000/Minilab0/RISC-V Processor/regFile.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX proc:proc\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"proc:proc\|ID_EX:ID_EX\"" {  } { { "RISC-V Processor/proc.sv" "ID_EX" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute proc:proc\|execute:execute " "Elaborating entity \"execute\" for hierarchy \"proc:proc\|execute:execute\"" {  } { { "RISC-V Processor/proc.sv" "execute" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959444 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out execute.sv(26) " "Output port \"EXT_out\" at execute.sv(26) has no driver" {  } { { "RISC-V Processor/execute.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471959460 "|Minilab0|proc:proc|execute:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc\|execute:execute\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"proc:proc\|execute:execute\|alu:alu\"" {  } { { "RISC-V Processor/execute.sv" "alu" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ME proc:proc\|EX_ME:EX_ME " "Elaborating entity \"EX_ME\" for hierarchy \"proc:proc\|EX_ME:EX_ME\"" {  } { { "RISC-V Processor/proc.sv" "EX_ME" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959512 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imm_ctrl_in 0 EX_ME.sv(40) " "Net \"imm_ctrl_in\" at EX_ME.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745471959538 "|Minilab0|proc:proc|EX_ME:EX_ME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory proc:proc\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"proc:proc\|memory:memory\"" {  } { { "RISC-V Processor/proc.sv" "memory" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2c proc:proc\|memory:memory\|memory2c:iMEMORY " "Elaborating entity \"memory2c\" for hierarchy \"proc:proc\|memory:memory\|memory2c:iMEMORY\"" {  } { { "RISC-V Processor/memory.sv" "iMEMORY" { Text "I:/minilab000/Minilab0/RISC-V Processor/memory.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471959761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 memory2c.sv(77) " "Verilog HDL assignment warning at memory2c.sv(77): truncated value with size 32 to match size of target (17)" {  } { { "RISC-V Processor/memory2c.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/memory2c.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471959797 "|Minilab0|proc:proc|memory:memory|memory2c:iMEMORY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 memory2c.sv(84) " "Verilog HDL assignment warning at memory2c.sv(84): truncated value with size 32 to match size of target (17)" {  } { { "RISC-V Processor/memory2c.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/memory2c.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471959811 "|Minilab0|proc:proc|memory:memory|memory2c:iMEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ME_WB proc:proc\|ME_WB:ME_WB " "Elaborating entity \"ME_WB\" for hierarchy \"proc:proc\|ME_WB:ME_WB\"" {  } { { "RISC-V Processor/proc.sv" "ME_WB" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471960955 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imm_ctrl_in 0 ME_WB.sv(35) " "Net \"imm_ctrl_in\" at ME_WB.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RISC-V Processor/ME_WB.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ME_WB.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745471960969 "|Minilab0|proc:proc|ME_WB:ME_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback proc:proc\|writeback:writeback " "Elaborating entity \"writeback\" for hierarchy \"proc:proc\|writeback:writeback\"" {  } { { "RISC-V Processor/proc.sv" "writeback" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471961148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection proc:proc\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"proc:proc\|hazard_detection:hazard_detection\"" {  } { { "RISC-V Processor/proc.sv" "hazard_detection" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471961316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_handler proc:proc\|interrupt_handler:interrupt_handler " "Elaborating entity \"interrupt_handler\" for hierarchy \"proc:proc\|interrupt_handler:interrupt_handler\"" {  } { { "RISC-V Processor/proc.sv" "interrupt_handler" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471961349 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "interrupt_handling_addr interrupt_handler.sv(4) " "Output port \"interrupt_handling_addr\" at interrupt_handler.sv(4) has no driver" {  } { { "RISC-V Processor/interrupt_handler.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/interrupt_handler.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471961350 "|Minilab0|proc:proc|interrupt_handler:interrupt_handler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "interrupt_ctrl interrupt_handler.sv(6) " "Output port \"interrupt_ctrl\" at interrupt_handler.sv(6) has no driver" {  } { { "RISC-V Processor/interrupt_handler.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/interrupt_handler.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471961350 "|Minilab0|proc:proc|interrupt_handler:interrupt_handler"}
{ "Warning" "WSGN_EMPTY_SHELL" "interrupt_handler " "Entity \"interrupt_handler\" contains only dangling pins" {  } { { "RISC-V Processor/proc.sv" "interrupt_handler" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 372 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1745471961350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745471971023 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|jump proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc " "Duplicate LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|jump\" merged with LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc\"" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 5 1745471972494 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[1\] proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc " "Duplicate LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[1\]\" merged with LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc\"" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 5 1745471972494 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_read proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[0\] " "Duplicate LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_read\" merged with LATCH primitive \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[0\]\"" {  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 5 1745471972494 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 5 1745471972494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|reg_write " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|reg_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972499 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_sign " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972503 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_src_sel_B\[1\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_src_sel_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972503 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_src_sel_B\[0\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_src_sel_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972510 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|pcJalSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972526 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|branch " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972541 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_write_en " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972557 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[2\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972573 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[1\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972589 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[0\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|imm_ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[6\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972604 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[0\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|result_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972604 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_length\[1\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_length\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972620 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_length\[0\] " "Latch proc:proc\|decode:decode\|instr_decoder:instr_decoder\|mem_length\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth " "Ports D and ENA on the latch are fed by the same signal proc:proc\|IF_ID:IF_ID\|dff_proc:instr\[14\]\|state~synth" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 5 1745471972636 ""}  } { { "RISC-V Processor/instr_decoder.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/instr_decoder.sv" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 5 1745471972636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745471985237 "|Minilab0|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745471985237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745471985771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/minilab000/Minilab0/Minilab0.map.smsg " "Generated suppressed messages file I:/minilab000/Minilab0/Minilab0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471996792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745471997938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471997938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745471999159 "|Minilab0|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745471999159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26491 " "Implemented 26491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745471999202 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745471999202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26389 " "Implemented 26389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745471999202 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745471999202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745471999202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745471999554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 00:19:59 2025 " "Processing ended: Thu Apr 24 00:19:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745471999554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745471999554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745471999554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471999554 ""}
