---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: ..
simulations:
  - name: sim 1
    options: '-top work.associative_array'
source_files:
  - language: verilog
    path: associative_array.sv
library_search_paths:
  - $STD_LIBS\ieee93
