{
  "design": {
    "design_info": {
      "boundary_crc": "0x402C0D92D92661B7",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../K7_ETH.gen/sources_1/bd/Top",
      "name": "Top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "ETH_0": "",
      "axis_data_fifo_0": "",
      "axis_data_fifo_1": "",
      "proc_sys_reset_0": "",
      "clk_wiz_0": "",
      "SFP_0": "",
      "axis_data_fifo_2": "",
      "axis_data_fifo_3": ""
    },
    "interface_ports": {
      "rgmii_A": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "RD": {
            "physical_name": "rgmii_A_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "rgmii_A_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "rgmii_A_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "rgmii_A_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "rgmii_A_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "rgmii_A_txc",
            "direction": "O"
          }
        }
      },
      "rgmii_B": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "RD": {
            "physical_name": "rgmii_B_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "rgmii_B_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "rgmii_B_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "rgmii_B_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "rgmii_B_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "rgmii_B_txc",
            "direction": "O"
          }
        }
      },
      "sfp_gtrefclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sfp_gtrefclk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "sfp_gtrefclk_clk_p",
            "direction": "I"
          }
        }
      },
      "sfp_B": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sfp:1.0",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "sfp_B_rxn",
            "direction": "I"
          },
          "RXP": {
            "physical_name": "sfp_B_rxp",
            "direction": "I"
          },
          "TXN": {
            "physical_name": "sfp_B_txn",
            "direction": "O"
          },
          "TXP": {
            "physical_name": "sfp_B_txp",
            "direction": "O"
          }
        }
      },
      "sfp_A": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sfp:1.0",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "sfp_A_rxn",
            "direction": "I"
          },
          "RXP": {
            "physical_name": "sfp_A_rxp",
            "direction": "I"
          },
          "TXN": {
            "physical_name": "sfp_A_txn",
            "direction": "O"
          },
          "TXP": {
            "physical_name": "sfp_A_txp",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sys_clk_50m": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sys_rst_n"
          },
          "CLK_DOMAIN": {
            "value": "Top_sys_clk_50m",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "eth_rst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "ETH_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "ETH.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "ETH.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "ETH.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "ETH.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "rgmii_A": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
            "port_maps": {
              "RD": {
                "physical_name": "rgmii_A_rd",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RX_CTL": {
                "physical_name": "rgmii_A_rx_ctl",
                "direction": "I"
              },
              "RXC": {
                "physical_name": "rgmii_A_rxc",
                "direction": "I"
              },
              "TD": {
                "physical_name": "rgmii_A_td",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TX_CTL": {
                "physical_name": "rgmii_A_tx_ctl",
                "direction": "O"
              },
              "TXC": {
                "physical_name": "rgmii_A_txc",
                "direction": "O"
              }
            }
          },
          "rgmii_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
            "port_maps": {
              "RD": {
                "physical_name": "rgmii_B_rd",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RX_CTL": {
                "physical_name": "rgmii_B_rx_ctl",
                "direction": "I"
              },
              "RXC": {
                "physical_name": "rgmii_B_rxc",
                "direction": "I"
              },
              "TD": {
                "physical_name": "rgmii_B_td",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TX_CTL": {
                "physical_name": "rgmii_B_tx_ctl",
                "direction": "O"
              },
              "TXC": {
                "physical_name": "rgmii_B_txc",
                "direction": "O"
              }
            }
          },
          "eth_A_m_axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_A/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "eth_A_m_axis_rx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "eth_A_m_axis_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "eth_A_m_axis_rx_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "eth_A_m_axis_rx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "eth_A_m_axis_rx_tready",
                "direction": "I"
              }
            }
          },
          "eth_A_s_axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_A/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "strong"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TVALID": {
                "physical_name": "eth_A_s_axis_tx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "eth_A_s_axis_tx_tready",
                "direction": "O"
              },
              "TDATA": {
                "physical_name": "eth_A_s_axis_tx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "eth_A_s_axis_tx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "eth_A_s_axis_tx_tuser",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "eth_B_m_axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_B/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "eth_B_m_axis_rx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TREADY": {
                "physical_name": "eth_B_m_axis_rx_tready",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "eth_B_m_axis_rx_tvalid",
                "direction": "O"
              },
              "TLAST": {
                "physical_name": "eth_B_m_axis_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "eth_B_m_axis_rx_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "eth_B_s_axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_B/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "strong"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "eth_B_s_axis_tx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TREADY": {
                "physical_name": "eth_B_s_axis_tx_tready",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "eth_B_s_axis_tx_tvalid",
                "direction": "I"
              },
              "TLAST": {
                "physical_name": "eth_B_s_axis_tx_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "eth_B_s_axis_tx_tuser",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "sys_clk_200m": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "gtx_clk_125m": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "eth_A_clk_125m": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "eth_A_s_axis_tx:eth_A_m_axis_rx",
                "value_src": "default"
              },
              "ASSOCIATED_RESET": {
                "value": "eth_A_rst_n",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_A/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "eth_B_clk_125m": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "eth_B_s_axis_tx:eth_B_m_axis_rx",
                "value_src": "default"
              },
              "ASSOCIATED_RESET": {
                "value": "eth_B_rst_n",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "/ETH_0/ethernet_mac_B/rx_mac_aclk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "eth_A_rst_n": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "eth_B_rst_n": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "eth_rst": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "post_compiled_compname": "ETH_inst_0",
        "architecture": "kintex7",
        "variant_info": {
          "ETH.bd": {
            "scoped_diagram": "ETH_inst_0.bd",
            "design_checksum": "0xCD25F6DB",
            "ref_name": "ETH",
            "ref_subinst_path": "Top_ETH_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Top_axis_data_fifo_0_0",
        "xci_path": "ip\\Top_axis_data_fifo_0_0\\Top_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      },
      "axis_data_fifo_1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Top_axis_data_fifo_0_1",
        "xci_path": "ip\\Top_axis_data_fifo_0_1\\Top_axis_data_fifo_0_1.xci",
        "inst_hier_path": "axis_data_fifo_1",
        "parameters": {
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Top_proc_sys_reset_0_0",
        "xci_path": "ip\\Top_proc_sys_reset_0_0\\Top_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Top_clk_wiz_0_0",
        "xci_path": "ip\\Top_clk_wiz_0_0\\Top_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "142.107"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_JITTER": {
            "value": "154.207"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_200m"
          },
          "CLK_OUT2_PORT": {
            "value": "gtx_125m"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "SFP_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "SFP.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "SFP.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "SFP.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "SFP.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "gtrefclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "CLK_N": {
                "physical_name": "gtrefclk_clk_n",
                "direction": "I"
              },
              "CLK_P": {
                "physical_name": "gtrefclk_clk_p",
                "direction": "I"
              }
            }
          },
          "sfp_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sfp:1.0",
            "vlnv": "xilinx.com:interface:sfp_rtl:1.0",
            "port_maps": {
              "RXN": {
                "physical_name": "sfp_B_rxn",
                "direction": "I"
              },
              "RXP": {
                "physical_name": "sfp_B_rxp",
                "direction": "I"
              },
              "TXN": {
                "physical_name": "sfp_B_txn",
                "direction": "O"
              },
              "TXP": {
                "physical_name": "sfp_B_txp",
                "direction": "O"
              }
            }
          },
          "sfp_A": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sfp:1.0",
            "vlnv": "xilinx.com:interface:sfp_rtl:1.0",
            "port_maps": {
              "RXN": {
                "physical_name": "sfp_A_rxn",
                "direction": "I"
              },
              "RXP": {
                "physical_name": "sfp_A_rxp",
                "direction": "I"
              },
              "TXN": {
                "physical_name": "sfp_A_txn",
                "direction": "O"
              },
              "TXP": {
                "physical_name": "sfp_A_txp",
                "direction": "O"
              }
            }
          },
          "sfp_A_m_axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "const_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "const_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "sfp_A_m_axis_rx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "sfp_A_m_axis_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "sfp_A_m_axis_rx_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "sfp_A_m_axis_rx_tvalid",
                "direction": "O"
              }
            }
          },
          "sfp_A_m_axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "strong"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "sfp_A_m_axis_tx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TREADY": {
                "physical_name": "sfp_A_m_axis_tx_tready",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "sfp_A_m_axis_tx_tvalid",
                "direction": "I"
              },
              "TLAST": {
                "physical_name": "sfp_A_m_axis_tx_tlast_1",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "sfp_A_m_axis_tx_tuser_1",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "sfp_B_m_axis_tx": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "strong"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "default_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "sfp_B_m_axis_tx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TREADY": {
                "physical_name": "sfp_B_m_axis_tx_tready",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "sfp_B_m_axis_tx_tvalid",
                "direction": "I"
              },
              "TLAST": {
                "physical_name": "sfp_B_m_axis_tx_tlast_1",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "sfp_B_m_axis_tx_tuser_1",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "sfp_B_m_axis_rx": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "const_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "const_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "sfp_B_m_axis_rx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "sfp_B_m_axis_rx_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "sfp_B_m_axis_rx_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "sfp_B_m_axis_rx_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "sys_clk_200m": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "gtx_clk_125m": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "sfp_A_clk_125m": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "sfp_A_m_axis_tx:sfp_A_m_axis_rx",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "sfp_B_clk_125m": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "sfp_B_m_axis_rx:sfp_B_m_axis_tx",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "SFP_inst_0_gig_ethernet_pcs_pma_0_0_userclk2_out",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "sfp_A_rst_n": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "sfp_B_rst_n": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          }
        },
        "post_compiled_compname": "SFP_inst_0",
        "architecture": "kintex7",
        "variant_info": {
          "SFP.bd": {
            "scoped_diagram": "SFP_inst_0.bd",
            "design_checksum": "0x51273312",
            "ref_name": "SFP",
            "ref_subinst_path": "Top_SFP_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "axis_data_fifo_2": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Top_axis_data_fifo_0_2",
        "xci_path": "ip\\Top_axis_data_fifo_0_2\\Top_axis_data_fifo_0_2.xci",
        "inst_hier_path": "axis_data_fifo_2",
        "parameters": {
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      },
      "axis_data_fifo_3": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Top_axis_data_fifo_2_0",
        "xci_path": "ip\\Top_axis_data_fifo_2_0\\Top_axis_data_fifo_2_0.xci",
        "inst_hier_path": "axis_data_fifo_3",
        "parameters": {
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "ETH_0_eth_A_m_axis_rx": {
        "interface_ports": [
          "ETH_0/eth_A_m_axis_rx",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "ETH_0_eth_B_m_axis_rx": {
        "interface_ports": [
          "ETH_0/eth_B_m_axis_rx",
          "axis_data_fifo_1/S_AXIS"
        ]
      },
      "ETH_0_rgmii_A": {
        "interface_ports": [
          "rgmii_A",
          "ETH_0/rgmii_A"
        ]
      },
      "ETH_0_rgmii_B": {
        "interface_ports": [
          "rgmii_B",
          "ETH_0/rgmii_B"
        ]
      },
      "SFP_0_sfp_A": {
        "interface_ports": [
          "sfp_A",
          "SFP_0/sfp_A"
        ]
      },
      "SFP_0_sfp_A_m_axis_rx": {
        "interface_ports": [
          "SFP_0/sfp_A_m_axis_rx",
          "axis_data_fifo_2/S_AXIS"
        ]
      },
      "SFP_0_sfp_B": {
        "interface_ports": [
          "sfp_B",
          "SFP_0/sfp_B"
        ]
      },
      "SFP_0_sfp_B_m_axis_rx": {
        "interface_ports": [
          "axis_data_fifo_3/S_AXIS",
          "SFP_0/sfp_B_m_axis_rx"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "ETH_0/eth_B_s_axis_tx"
        ]
      },
      "axis_data_fifo_1_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_1/M_AXIS",
          "ETH_0/eth_A_s_axis_tx"
        ]
      },
      "axis_data_fifo_2_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_2/M_AXIS",
          "SFP_0/sfp_B_m_axis_tx"
        ]
      },
      "axis_data_fifo_3_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_3/M_AXIS",
          "SFP_0/sfp_A_m_axis_tx"
        ]
      },
      "gtrefclk_0_1": {
        "interface_ports": [
          "sfp_gtrefclk",
          "SFP_0/gtrefclk"
        ]
      }
    },
    "nets": {
      "ETH_0_eth_A_clk_125m": {
        "ports": [
          "ETH_0/eth_A_clk_125m",
          "axis_data_fifo_0/s_axis_aclk",
          "axis_data_fifo_1/m_axis_aclk"
        ]
      },
      "ETH_0_eth_A_rst_n": {
        "ports": [
          "ETH_0/eth_A_rst_n",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      },
      "ETH_0_eth_B_clk_125m": {
        "ports": [
          "ETH_0/eth_B_clk_125m",
          "axis_data_fifo_0/m_axis_aclk",
          "axis_data_fifo_1/s_axis_aclk"
        ]
      },
      "ETH_0_eth_B_rst_n": {
        "ports": [
          "ETH_0/eth_B_rst_n",
          "axis_data_fifo_1/s_axis_aresetn"
        ]
      },
      "ETH_0_eth_rst": {
        "ports": [
          "ETH_0/eth_rst",
          "eth_rst"
        ]
      },
      "SFP_0_sfp_A_clk_125m": {
        "ports": [
          "SFP_0/sfp_A_clk_125m",
          "axis_data_fifo_2/s_axis_aclk",
          "axis_data_fifo_3/m_axis_aclk"
        ]
      },
      "SFP_0_sfp_A_rst_n": {
        "ports": [
          "SFP_0/sfp_A_rst_n",
          "axis_data_fifo_2/s_axis_aresetn"
        ]
      },
      "SFP_0_sfp_B_clk_125m": {
        "ports": [
          "SFP_0/sfp_B_clk_125m",
          "axis_data_fifo_2/m_axis_aclk",
          "axis_data_fifo_3/s_axis_aclk"
        ]
      },
      "SFP_0_sfp_B_rst_n": {
        "ports": [
          "SFP_0/sfp_B_rst_n",
          "axis_data_fifo_3/s_axis_aresetn"
        ]
      },
      "clk_wiz_0_clk_200m": {
        "ports": [
          "clk_wiz_0/clk_200m",
          "ETH_0/sys_clk_200m",
          "SFP_0/sys_clk_200m"
        ]
      },
      "gtx_clk_125m_1": {
        "ports": [
          "clk_wiz_0/gtx_125m",
          "ETH_0/gtx_clk_125m",
          "SFP_0/gtx_clk_125m"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ETH_0/sys_rst_n",
          "clk_wiz_0/resetn",
          "SFP_0/sys_rst_n"
        ]
      },
      "sys_clk_50m_1": {
        "ports": [
          "sys_clk_50m",
          "proc_sys_reset_0/slowest_sync_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "sys_rst_n_1": {
        "ports": [
          "sys_rst_n",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    }
  }
}