#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 23:30:50 2021
# Process ID: 7448
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12860 C:\Users\84308\Desktop\my_CortexM3\vivado\CortexM3.xpr
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado/vivado.log
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_project FPGA_homework C:/Users/84308/Desktop/fpga_homework/vivado -part xc7z020clg400-2
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_Synchronizer_1.tcl
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source tb_Synchronizer_1.tcl
current_sim simulation_1
close_sim
close_sim
close_design
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Synchronizer_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v
close_design
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Synchronizer_3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
source tb_Synchronizer_1.tcl
close_sim
close_design
file mkdir C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new
close [ open C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v w ]
add_files C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source tb_Synchronizer_1.tcl
launch_simulation
source tb_Synchronizer_1.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_Synchronizer_1/u_Synchronizer_1/Q_0}} 
relaunch_sim
relaunch_sim
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project CortexM3
current_project FPGA_homework
close_sim
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Synchronizer_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_1/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
launch_simulation
source tb_Synchronizer_1.tcl
current_wave_config {Untitled 6}
add_wave {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/clock}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/reset}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/D}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/Q}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_wave_config {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
set_property xsim.view C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer_1.tcl
close_sim
open_run synth_1 -name synth_1
close_design
close_design
add_files -norecurse {C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Synchronizer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
close_sim
launch_simulation
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
current_wave_config {tb_Synchronizer_1_behav.wcfg}
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Synchronizer_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
current_wave_config {tb_Synchronizer_1_behav.wcfg}
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_2]
close_design
launch_runs synth_2 -jobs 4
wait_on_run synth_2
delete_runs "synth_1"
open_run synth_2 -name synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
open_run impl_2
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
current_wave_config {tb_Synchronizer_1_behav.wcfg}
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
current_wave_config {tb_Synchronizer_1_behav.wcfg}
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer.tcl
current_wave_config {tb_Synchronizer_1_behav.wcfg}
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
close_sim
close_sim
close_project
