// Seed: 4164106864
module module_0;
  reg id_1 = id_1;
  reg id_2;
  always @(posedge 1) if (id_2) id_1 <= #1 id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    output wire id_3,
    output wor id_4
);
  always_latch @(posedge 1) $display(1 == id_6, 1);
  module_0();
endmodule
