// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_lut_sigma_color_14_address0,
        exp_lut_sigma_color_14_ce0,
        exp_lut_sigma_color_14_we0,
        exp_lut_sigma_color_14_d0,
        exp_lut_sigma_color_8_address0,
        exp_lut_sigma_color_8_ce0,
        exp_lut_sigma_color_8_we0,
        exp_lut_sigma_color_8_d0,
        exp_lut_sigma_color_12_address0,
        exp_lut_sigma_color_12_ce0,
        exp_lut_sigma_color_12_we0,
        exp_lut_sigma_color_12_d0,
        exp_lut_sigma_color_19_address0,
        exp_lut_sigma_color_19_ce0,
        exp_lut_sigma_color_19_we0,
        exp_lut_sigma_color_19_d0,
        exp_lut_sigma_color_27_address0,
        exp_lut_sigma_color_27_ce0,
        exp_lut_sigma_color_27_we0,
        exp_lut_sigma_color_27_d0,
        exp_lut_sigma_color_26_address0,
        exp_lut_sigma_color_26_ce0,
        exp_lut_sigma_color_26_we0,
        exp_lut_sigma_color_26_d0,
        exp_lut_sigma_color_25_address0,
        exp_lut_sigma_color_25_ce0,
        exp_lut_sigma_color_25_we0,
        exp_lut_sigma_color_25_d0,
        exp_lut_sigma_color_24_address0,
        exp_lut_sigma_color_24_ce0,
        exp_lut_sigma_color_24_we0,
        exp_lut_sigma_color_24_d0,
        exp_lut_sigma_color_23_address0,
        exp_lut_sigma_color_23_ce0,
        exp_lut_sigma_color_23_we0,
        exp_lut_sigma_color_23_d0,
        exp_lut_sigma_color_22_address0,
        exp_lut_sigma_color_22_ce0,
        exp_lut_sigma_color_22_we0,
        exp_lut_sigma_color_22_d0,
        exp_lut_sigma_color_21_address0,
        exp_lut_sigma_color_21_ce0,
        exp_lut_sigma_color_21_we0,
        exp_lut_sigma_color_21_d0,
        exp_lut_sigma_color_20_address0,
        exp_lut_sigma_color_20_ce0,
        exp_lut_sigma_color_20_we0,
        exp_lut_sigma_color_20_d0,
        exp_lut_sigma_color_18_address0,
        exp_lut_sigma_color_18_ce0,
        exp_lut_sigma_color_18_we0,
        exp_lut_sigma_color_18_d0,
        exp_lut_sigma_color_17_address0,
        exp_lut_sigma_color_17_ce0,
        exp_lut_sigma_color_17_we0,
        exp_lut_sigma_color_17_d0,
        exp_lut_sigma_color_16_address0,
        exp_lut_sigma_color_16_ce0,
        exp_lut_sigma_color_16_we0,
        exp_lut_sigma_color_16_d0,
        exp_lut_sigma_color_15_address0,
        exp_lut_sigma_color_15_ce0,
        exp_lut_sigma_color_15_we0,
        exp_lut_sigma_color_15_d0,
        exp_lut_sigma_color_13_address0,
        exp_lut_sigma_color_13_ce0,
        exp_lut_sigma_color_13_we0,
        exp_lut_sigma_color_13_d0,
        exp_lut_sigma_color_11_address0,
        exp_lut_sigma_color_11_ce0,
        exp_lut_sigma_color_11_we0,
        exp_lut_sigma_color_11_d0,
        exp_lut_sigma_color_10_address0,
        exp_lut_sigma_color_10_ce0,
        exp_lut_sigma_color_10_we0,
        exp_lut_sigma_color_10_d0,
        exp_lut_sigma_color_9_address0,
        exp_lut_sigma_color_9_ce0,
        exp_lut_sigma_color_9_we0,
        exp_lut_sigma_color_9_d0,
        exp_lut_sigma_color_7_address0,
        exp_lut_sigma_color_7_ce0,
        exp_lut_sigma_color_7_we0,
        exp_lut_sigma_color_7_d0,
        exp_lut_sigma_color_6_address0,
        exp_lut_sigma_color_6_ce0,
        exp_lut_sigma_color_6_we0,
        exp_lut_sigma_color_6_d0,
        exp_lut_sigma_color_5_address0,
        exp_lut_sigma_color_5_ce0,
        exp_lut_sigma_color_5_we0,
        exp_lut_sigma_color_5_d0,
        exp_lut_sigma_color_4_address0,
        exp_lut_sigma_color_4_ce0,
        exp_lut_sigma_color_4_we0,
        exp_lut_sigma_color_4_d0,
        exp_lut_sigma_color_3_address0,
        exp_lut_sigma_color_3_ce0,
        exp_lut_sigma_color_3_we0,
        exp_lut_sigma_color_3_d0,
        exp_lut_sigma_color_2_address0,
        exp_lut_sigma_color_2_ce0,
        exp_lut_sigma_color_2_we0,
        exp_lut_sigma_color_2_d0,
        exp_lut_sigma_color_1_address0,
        exp_lut_sigma_color_1_ce0,
        exp_lut_sigma_color_1_we0,
        exp_lut_sigma_color_1_d0,
        exp_lut_sigma_color_address0,
        exp_lut_sigma_color_ce0,
        exp_lut_sigma_color_we0,
        exp_lut_sigma_color_d0,
        grp_fu_1139_p_din0,
        grp_fu_1139_p_dout0,
        grp_fu_1139_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] exp_lut_sigma_color_14_address0;
output   exp_lut_sigma_color_14_ce0;
output   exp_lut_sigma_color_14_we0;
output  [15:0] exp_lut_sigma_color_14_d0;
output  [9:0] exp_lut_sigma_color_8_address0;
output   exp_lut_sigma_color_8_ce0;
output   exp_lut_sigma_color_8_we0;
output  [15:0] exp_lut_sigma_color_8_d0;
output  [9:0] exp_lut_sigma_color_12_address0;
output   exp_lut_sigma_color_12_ce0;
output   exp_lut_sigma_color_12_we0;
output  [15:0] exp_lut_sigma_color_12_d0;
output  [9:0] exp_lut_sigma_color_19_address0;
output   exp_lut_sigma_color_19_ce0;
output   exp_lut_sigma_color_19_we0;
output  [15:0] exp_lut_sigma_color_19_d0;
output  [9:0] exp_lut_sigma_color_27_address0;
output   exp_lut_sigma_color_27_ce0;
output   exp_lut_sigma_color_27_we0;
output  [15:0] exp_lut_sigma_color_27_d0;
output  [9:0] exp_lut_sigma_color_26_address0;
output   exp_lut_sigma_color_26_ce0;
output   exp_lut_sigma_color_26_we0;
output  [15:0] exp_lut_sigma_color_26_d0;
output  [9:0] exp_lut_sigma_color_25_address0;
output   exp_lut_sigma_color_25_ce0;
output   exp_lut_sigma_color_25_we0;
output  [15:0] exp_lut_sigma_color_25_d0;
output  [9:0] exp_lut_sigma_color_24_address0;
output   exp_lut_sigma_color_24_ce0;
output   exp_lut_sigma_color_24_we0;
output  [15:0] exp_lut_sigma_color_24_d0;
output  [9:0] exp_lut_sigma_color_23_address0;
output   exp_lut_sigma_color_23_ce0;
output   exp_lut_sigma_color_23_we0;
output  [15:0] exp_lut_sigma_color_23_d0;
output  [9:0] exp_lut_sigma_color_22_address0;
output   exp_lut_sigma_color_22_ce0;
output   exp_lut_sigma_color_22_we0;
output  [15:0] exp_lut_sigma_color_22_d0;
output  [9:0] exp_lut_sigma_color_21_address0;
output   exp_lut_sigma_color_21_ce0;
output   exp_lut_sigma_color_21_we0;
output  [15:0] exp_lut_sigma_color_21_d0;
output  [9:0] exp_lut_sigma_color_20_address0;
output   exp_lut_sigma_color_20_ce0;
output   exp_lut_sigma_color_20_we0;
output  [15:0] exp_lut_sigma_color_20_d0;
output  [9:0] exp_lut_sigma_color_18_address0;
output   exp_lut_sigma_color_18_ce0;
output   exp_lut_sigma_color_18_we0;
output  [15:0] exp_lut_sigma_color_18_d0;
output  [9:0] exp_lut_sigma_color_17_address0;
output   exp_lut_sigma_color_17_ce0;
output   exp_lut_sigma_color_17_we0;
output  [15:0] exp_lut_sigma_color_17_d0;
output  [9:0] exp_lut_sigma_color_16_address0;
output   exp_lut_sigma_color_16_ce0;
output   exp_lut_sigma_color_16_we0;
output  [15:0] exp_lut_sigma_color_16_d0;
output  [9:0] exp_lut_sigma_color_15_address0;
output   exp_lut_sigma_color_15_ce0;
output   exp_lut_sigma_color_15_we0;
output  [15:0] exp_lut_sigma_color_15_d0;
output  [9:0] exp_lut_sigma_color_13_address0;
output   exp_lut_sigma_color_13_ce0;
output   exp_lut_sigma_color_13_we0;
output  [15:0] exp_lut_sigma_color_13_d0;
output  [9:0] exp_lut_sigma_color_11_address0;
output   exp_lut_sigma_color_11_ce0;
output   exp_lut_sigma_color_11_we0;
output  [15:0] exp_lut_sigma_color_11_d0;
output  [9:0] exp_lut_sigma_color_10_address0;
output   exp_lut_sigma_color_10_ce0;
output   exp_lut_sigma_color_10_we0;
output  [15:0] exp_lut_sigma_color_10_d0;
output  [9:0] exp_lut_sigma_color_9_address0;
output   exp_lut_sigma_color_9_ce0;
output   exp_lut_sigma_color_9_we0;
output  [15:0] exp_lut_sigma_color_9_d0;
output  [9:0] exp_lut_sigma_color_7_address0;
output   exp_lut_sigma_color_7_ce0;
output   exp_lut_sigma_color_7_we0;
output  [15:0] exp_lut_sigma_color_7_d0;
output  [9:0] exp_lut_sigma_color_6_address0;
output   exp_lut_sigma_color_6_ce0;
output   exp_lut_sigma_color_6_we0;
output  [15:0] exp_lut_sigma_color_6_d0;
output  [9:0] exp_lut_sigma_color_5_address0;
output   exp_lut_sigma_color_5_ce0;
output   exp_lut_sigma_color_5_we0;
output  [15:0] exp_lut_sigma_color_5_d0;
output  [9:0] exp_lut_sigma_color_4_address0;
output   exp_lut_sigma_color_4_ce0;
output   exp_lut_sigma_color_4_we0;
output  [15:0] exp_lut_sigma_color_4_d0;
output  [9:0] exp_lut_sigma_color_3_address0;
output   exp_lut_sigma_color_3_ce0;
output   exp_lut_sigma_color_3_we0;
output  [15:0] exp_lut_sigma_color_3_d0;
output  [9:0] exp_lut_sigma_color_2_address0;
output   exp_lut_sigma_color_2_ce0;
output   exp_lut_sigma_color_2_we0;
output  [15:0] exp_lut_sigma_color_2_d0;
output  [9:0] exp_lut_sigma_color_1_address0;
output   exp_lut_sigma_color_1_ce0;
output   exp_lut_sigma_color_1_we0;
output  [15:0] exp_lut_sigma_color_1_d0;
output  [9:0] exp_lut_sigma_color_address0;
output   exp_lut_sigma_color_ce0;
output   exp_lut_sigma_color_we0;
output  [15:0] exp_lut_sigma_color_d0;
output  [31:0] grp_fu_1139_p_din0;
input  [63:0] grp_fu_1139_p_dout0;
output   grp_fu_1139_p_ce;

reg ap_idle;
reg exp_lut_sigma_color_14_ce0;
reg exp_lut_sigma_color_14_we0;
reg[9:0] exp_lut_sigma_color_8_address0;
reg exp_lut_sigma_color_8_ce0;
reg exp_lut_sigma_color_8_we0;
reg[15:0] exp_lut_sigma_color_8_d0;
reg[9:0] exp_lut_sigma_color_12_address0;
reg exp_lut_sigma_color_12_ce0;
reg exp_lut_sigma_color_12_we0;
reg[15:0] exp_lut_sigma_color_12_d0;
reg[9:0] exp_lut_sigma_color_19_address0;
reg exp_lut_sigma_color_19_ce0;
reg exp_lut_sigma_color_19_we0;
reg[15:0] exp_lut_sigma_color_19_d0;
reg[9:0] exp_lut_sigma_color_27_address0;
reg exp_lut_sigma_color_27_ce0;
reg exp_lut_sigma_color_27_we0;
reg[15:0] exp_lut_sigma_color_27_d0;
reg exp_lut_sigma_color_26_ce0;
reg exp_lut_sigma_color_26_we0;
reg exp_lut_sigma_color_25_ce0;
reg exp_lut_sigma_color_25_we0;
reg[9:0] exp_lut_sigma_color_24_address0;
reg exp_lut_sigma_color_24_ce0;
reg exp_lut_sigma_color_24_we0;
reg[15:0] exp_lut_sigma_color_24_d0;
reg[9:0] exp_lut_sigma_color_23_address0;
reg exp_lut_sigma_color_23_ce0;
reg exp_lut_sigma_color_23_we0;
reg[15:0] exp_lut_sigma_color_23_d0;
reg exp_lut_sigma_color_22_ce0;
reg exp_lut_sigma_color_22_we0;
reg exp_lut_sigma_color_21_ce0;
reg exp_lut_sigma_color_21_we0;
reg[9:0] exp_lut_sigma_color_20_address0;
reg exp_lut_sigma_color_20_ce0;
reg exp_lut_sigma_color_20_we0;
reg[15:0] exp_lut_sigma_color_20_d0;
reg exp_lut_sigma_color_18_ce0;
reg exp_lut_sigma_color_18_we0;
reg exp_lut_sigma_color_17_ce0;
reg exp_lut_sigma_color_17_we0;
reg[9:0] exp_lut_sigma_color_16_address0;
reg exp_lut_sigma_color_16_ce0;
reg exp_lut_sigma_color_16_we0;
reg[15:0] exp_lut_sigma_color_16_d0;
reg[9:0] exp_lut_sigma_color_15_address0;
reg exp_lut_sigma_color_15_ce0;
reg exp_lut_sigma_color_15_we0;
reg[15:0] exp_lut_sigma_color_15_d0;
reg[9:0] exp_lut_sigma_color_13_address0;
reg exp_lut_sigma_color_13_ce0;
reg exp_lut_sigma_color_13_we0;
reg[15:0] exp_lut_sigma_color_13_d0;
reg exp_lut_sigma_color_11_ce0;
reg exp_lut_sigma_color_11_we0;
reg exp_lut_sigma_color_10_ce0;
reg exp_lut_sigma_color_10_we0;
reg[9:0] exp_lut_sigma_color_9_address0;
reg exp_lut_sigma_color_9_ce0;
reg exp_lut_sigma_color_9_we0;
reg[15:0] exp_lut_sigma_color_9_d0;
reg exp_lut_sigma_color_7_ce0;
reg exp_lut_sigma_color_7_we0;
reg exp_lut_sigma_color_6_ce0;
reg exp_lut_sigma_color_6_we0;
reg[9:0] exp_lut_sigma_color_5_address0;
reg exp_lut_sigma_color_5_ce0;
reg exp_lut_sigma_color_5_we0;
reg[15:0] exp_lut_sigma_color_5_d0;
reg[9:0] exp_lut_sigma_color_4_address0;
reg exp_lut_sigma_color_4_ce0;
reg exp_lut_sigma_color_4_we0;
reg[15:0] exp_lut_sigma_color_4_d0;
reg exp_lut_sigma_color_3_ce0;
reg exp_lut_sigma_color_3_we0;
reg exp_lut_sigma_color_2_ce0;
reg exp_lut_sigma_color_2_we0;
reg[9:0] exp_lut_sigma_color_1_address0;
reg exp_lut_sigma_color_1_ce0;
reg exp_lut_sigma_color_1_we0;
reg[15:0] exp_lut_sigma_color_1_d0;
reg[9:0] exp_lut_sigma_color_address0;
reg exp_lut_sigma_color_ce0;
reg exp_lut_sigma_color_we0;
reg[15:0] exp_lut_sigma_color_d0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln585_fu_1059_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [19:0] jsq_fu_1053_p2;
reg   [19:0] jsq_reg_1463;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln585_reg_1468;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter4_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter5_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter6_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter7_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter8_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter9_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter10_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter11_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter12_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter13_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter14_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter15_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter16_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter17_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter18_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter19_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter20_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter21_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter22_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter23_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter24_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter25_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter26_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter27_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter28_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter29_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter30_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter31_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter32_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter33_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter34_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter35_reg;
reg   [0:0] icmp_ln585_reg_1468_pp0_iter36_reg;
wire   [0:0] icmp_ln587_fu_1074_p2;
reg   [0:0] icmp_ln587_reg_1472;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter4_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter5_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter6_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter7_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter8_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter9_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter10_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter11_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter12_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter13_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter14_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter15_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter16_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter17_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter18_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter19_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter20_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter21_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter22_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter23_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter24_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter25_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter26_reg;
reg   [0:0] icmp_ln587_reg_1472_pp0_iter27_reg;
wire   [2:0] select_ln585_fu_1080_p3;
reg   [2:0] select_ln585_reg_1477;
reg   [2:0] select_ln585_reg_1477_pp0_iter1_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter2_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter3_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter4_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter5_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter6_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter7_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter8_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter9_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter10_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter11_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter12_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter13_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter14_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter15_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter16_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter17_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter18_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter19_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter20_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter21_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter22_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter23_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter24_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter25_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter26_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter27_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter28_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter29_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter30_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter31_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter32_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter33_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter34_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter35_reg;
reg   [2:0] select_ln585_reg_1477_pp0_iter36_reg;
wire   [9:0] select_ln585_1_fu_1094_p3;
reg   [9:0] select_ln585_1_reg_1481;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter1_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter2_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter3_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter4_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter5_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter6_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter7_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter8_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter9_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter10_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter11_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter12_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter13_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter14_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter15_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter16_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter17_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter18_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter19_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter20_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter21_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter22_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter23_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter24_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter25_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter26_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter27_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter28_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter29_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter30_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter31_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter32_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter33_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter34_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter35_reg;
reg   [9:0] select_ln585_1_reg_1481_pp0_iter36_reg;
wire   [19:0] mul_ln586_fu_1106_p2;
reg   [19:0] mul_ln586_reg_1486;
wire   [3:0] tmp_8_cast_fu_1112_p8;
reg   [3:0] tmp_8_cast_reg_1491;
wire   [31:0] grp_fu_1016_p1;
reg   [31:0] conv_reg_1511;
wire   [31:0] grp_fu_1019_p1;
reg   [31:0] conv_mid1_reg_1516;
wire   [31:0] grp_fu_1022_p1;
reg   [31:0] conv1_reg_1521;
wire   [31:0] grp_xFBilateralFloatMul_fu_953_ap_return;
reg   [31:0] tmp_5_reg_1526;
wire   [31:0] grp_xFBilateralFloatMul_fu_960_ap_return;
reg   [31:0] tmp_5_mid1_reg_1531;
wire   [31:0] grp_xFBilateralFloatMul_fu_967_ap_return;
reg   [31:0] tmp_9_reg_1536;
wire   [31:0] grp_xFBilateralFloatMul_fu_974_ap_return;
reg   [31:0] tmp_6_reg_1541;
wire   [31:0] grp_xFBilateralFloatMul_fu_981_ap_return;
reg   [31:0] tmp_6_mid1_reg_1546;
wire   [31:0] grp_xFBilateralFloatMul_fu_988_ap_return;
reg   [31:0] tmp_s_reg_1551;
wire   [31:0] grp_xFBilateralExpf_fu_1001_ap_return;
reg   [31:0] tmp_7_reg_1556;
wire   [31:0] grp_xFBilateralExpf_fu_1006_ap_return;
reg   [31:0] tmp_7_mid1_reg_1561;
wire   [31:0] grp_xFBilateralExpf_fu_1011_ap_return;
reg   [31:0] tmp_2_reg_1566;
wire   [31:0] grp_xFBilateralFloatMul_fu_995_ap_return;
reg   [31:0] tmp_4_reg_1576;
reg   [31:0] tmp_4_reg_1576_pp0_iter33_reg;
reg   [31:0] tmp_4_reg_1576_pp0_iter34_reg;
reg   [31:0] tmp_4_reg_1576_pp0_iter35_reg;
wire   [62:0] trunc_ln595_fu_1173_p1;
reg   [62:0] trunc_ln595_reg_1582;
reg   [0:0] tmp_reg_1587;
reg   [10:0] tmp_1_reg_1592;
wire   [51:0] trunc_ln595_1_fu_1195_p1;
reg   [51:0] trunc_ln595_1_reg_1597;
wire   [53:0] select_ln595_fu_1219_p3;
reg   [53:0] select_ln595_reg_1602;
wire   [0:0] icmp_ln595_fu_1226_p2;
reg   [0:0] icmp_ln595_reg_1609;
reg   [0:0] icmp_ln595_reg_1609_pp0_iter36_reg;
wire   [0:0] icmp_ln595_1_fu_1247_p2;
reg   [0:0] icmp_ln595_1_reg_1613;
reg   [0:0] icmp_ln595_1_reg_1613_pp0_iter36_reg;
wire  signed [11:0] select_ln595_1_fu_1265_p3;
reg  signed [11:0] select_ln595_1_reg_1617;
wire   [0:0] icmp_ln595_2_fu_1273_p2;
reg   [0:0] icmp_ln595_2_reg_1624;
reg   [0:0] icmp_ln595_2_reg_1624_pp0_iter36_reg;
wire   [15:0] select_ln595_3_fu_1310_p3;
reg   [15:0] select_ln595_3_reg_1628;
wire   [15:0] select_ln595_2_fu_1355_p3;
reg   [15:0] select_ln595_2_reg_1648;
wire   [15:0] trunc_ln595_2_fu_1363_p1;
reg   [15:0] trunc_ln595_2_reg_1668;
reg    ap_condition_exit_pp0_iter27_stage0;
wire   [31:0] grp_xFBilateralFloatMul_fu_995_in_val1;
reg   [15:0] ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter1_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter2_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter3_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter4_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter5_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter6_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter7_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter8_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter9_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter10_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter11_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter12_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter13_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter14_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter15_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter16_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter17_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter18_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter19_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter20_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter21_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter22_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter23_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter24_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter25_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter26_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter27_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter28_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter29_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter30_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter31_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter32_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter33_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter34_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter35_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter36_ref_tmp_i_i135_1395062_reg_925;
reg   [15:0] ap_phi_reg_pp0_iter37_ref_tmp_i_i135_1395062_reg_925;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln585_fu_1366_p1;
wire   [9:0] exp_lut_sigma_color_addr_2_gep_fu_381_p3;
wire   [9:0] exp_lut_sigma_color_5_addr_2_gep_fu_389_p3;
wire   [9:0] exp_lut_sigma_color_4_addr_2_gep_fu_397_p3;
wire   [9:0] exp_lut_sigma_color_24_addr_2_gep_fu_405_p3;
wire   [9:0] exp_lut_sigma_color_13_addr_2_gep_fu_413_p3;
wire   [9:0] exp_lut_sigma_color_15_addr_2_gep_fu_421_p3;
wire   [9:0] exp_lut_sigma_color_23_addr_2_gep_fu_429_p3;
wire   [9:0] exp_lut_sigma_color_9_addr_2_gep_fu_437_p3;
wire   [9:0] exp_lut_sigma_color_20_addr_2_gep_fu_445_p3;
wire   [9:0] exp_lut_sigma_color_8_addr_2_gep_fu_453_p3;
wire   [9:0] exp_lut_sigma_color_12_addr_2_gep_fu_461_p3;
wire   [9:0] exp_lut_sigma_color_19_addr_2_gep_fu_469_p3;
wire   [9:0] exp_lut_sigma_color_1_addr_2_gep_fu_477_p3;
wire   [9:0] exp_lut_sigma_color_16_addr_2_gep_fu_485_p3;
wire   [9:0] exp_lut_sigma_color_27_addr_2_gep_fu_493_p3;
wire   [9:0] exp_lut_sigma_color_addr_1_gep_fu_501_p3;
wire   [9:0] exp_lut_sigma_color_5_addr_1_gep_fu_509_p3;
wire   [9:0] exp_lut_sigma_color_4_addr_1_gep_fu_517_p3;
wire   [9:0] exp_lut_sigma_color_24_addr_1_gep_fu_525_p3;
wire   [9:0] exp_lut_sigma_color_13_addr_1_gep_fu_533_p3;
wire   [9:0] exp_lut_sigma_color_15_addr_1_gep_fu_541_p3;
wire   [9:0] exp_lut_sigma_color_23_addr_1_gep_fu_549_p3;
wire   [9:0] exp_lut_sigma_color_9_addr_1_gep_fu_557_p3;
wire   [9:0] exp_lut_sigma_color_20_addr_1_gep_fu_565_p3;
wire   [9:0] exp_lut_sigma_color_8_addr_1_gep_fu_573_p3;
wire   [9:0] exp_lut_sigma_color_12_addr_1_gep_fu_581_p3;
wire   [9:0] exp_lut_sigma_color_19_addr_1_gep_fu_589_p3;
wire   [9:0] exp_lut_sigma_color_1_addr_1_gep_fu_597_p3;
wire   [9:0] exp_lut_sigma_color_16_addr_1_gep_fu_605_p3;
wire   [9:0] exp_lut_sigma_color_27_addr_1_gep_fu_613_p3;
wire   [9:0] exp_lut_sigma_color_addr_gep_fu_621_p3;
wire   [9:0] exp_lut_sigma_color_5_addr_gep_fu_630_p3;
wire   [9:0] exp_lut_sigma_color_4_addr_gep_fu_639_p3;
wire   [9:0] exp_lut_sigma_color_24_addr_gep_fu_648_p3;
wire   [9:0] exp_lut_sigma_color_13_addr_gep_fu_657_p3;
wire   [9:0] exp_lut_sigma_color_15_addr_gep_fu_666_p3;
wire   [9:0] exp_lut_sigma_color_23_addr_gep_fu_675_p3;
wire   [9:0] exp_lut_sigma_color_9_addr_gep_fu_684_p3;
wire   [9:0] exp_lut_sigma_color_20_addr_gep_fu_693_p3;
wire   [9:0] exp_lut_sigma_color_8_addr_gep_fu_702_p3;
wire   [9:0] exp_lut_sigma_color_12_addr_gep_fu_711_p3;
wire   [9:0] exp_lut_sigma_color_19_addr_gep_fu_720_p3;
wire   [9:0] exp_lut_sigma_color_1_addr_gep_fu_729_p3;
wire   [9:0] exp_lut_sigma_color_16_addr_gep_fu_738_p3;
wire   [9:0] exp_lut_sigma_color_27_addr_gep_fu_747_p3;
reg   [2:0] i_fu_174;
wire   [2:0] add_ln587_fu_1130_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_i_load;
reg   [9:0] m_fu_178;
reg   [9:0] ap_sig_allocacmp_m_1;
reg   [12:0] indvar_flatten_fu_182;
wire   [12:0] add_ln585_fu_1065_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [31:0] grp_fu_1016_p0;
wire   [31:0] grp_fu_1019_p0;
wire   [31:0] grp_fu_1022_p0;
wire   [9:0] jsq_fu_1053_p0;
wire   [19:0] zext_ln586_fu_1049_p1;
wire   [9:0] jsq_fu_1053_p1;
wire   [9:0] add_ln585_1_fu_1088_p2;
wire   [9:0] mul_ln586_fu_1106_p0;
wire   [19:0] zext_ln586_1_fu_1102_p1;
wire   [9:0] mul_ln586_fu_1106_p1;
wire   [63:0] bitcast_ln724_fu_1169_p1;
wire   [52:0] zext_ln595_1_cast_fu_1202_p3;
wire   [53:0] zext_ln595_1_fu_1209_p1;
wire   [53:0] sub_ln595_fu_1213_p2;
wire   [11:0] zext_ln595_fu_1199_p1;
wire   [11:0] sub_ln595_1_fu_1231_p2;
wire   [7:0] tmp_3_fu_1237_p4;
wire   [11:0] add_ln595_fu_1253_p2;
wire   [11:0] sub_ln595_2_fu_1259_p2;
wire   [7:0] tmp_10_fu_1285_p4;
wire  signed [31:0] sext_ln595_fu_1279_p1;
wire   [15:0] trunc_ln595_4_fu_1282_p1;
wire   [15:0] sext_ln595cast_fu_1300_p1;
wire   [0:0] icmp_ln595_4_fu_1294_p2;
wire   [15:0] shl_ln595_fu_1304_p2;
wire   [53:0] zext_ln595_2_fu_1323_p1;
wire   [53:0] ashr_ln595_fu_1327_p2;
wire   [31:0] bitcast_ln724_1_fu_1336_p1;
wire   [0:0] tmp_8_fu_1339_p3;
wire   [0:0] icmp_ln595_3_fu_1318_p2;
wire   [15:0] trunc_ln595_3_fu_1332_p1;
wire   [15:0] select_ln595_4_fu_1347_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1154;
reg    ap_condition_1144;
reg    ap_condition_1345;
reg    ap_condition_1392;
reg    ap_condition_1504;
reg    ap_condition_1499;
reg    ap_condition_1938;
reg    ap_condition_1501;
reg    ap_condition_1492;
reg    ap_condition_1489;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_done_reg = 1'b0;
end

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_953(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd936490775),
    .in_val2(conv_reg_1511),
    .ap_return(grp_xFBilateralFloatMul_fu_953_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_960(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd936490775),
    .in_val2(conv_mid1_reg_1516),
    .ap_return(grp_xFBilateralFloatMul_fu_960_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_967(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd970045207),
    .in_val2(conv1_reg_1521),
    .ap_return(grp_xFBilateralFloatMul_fu_967_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_974(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd3204448256),
    .in_val2(tmp_5_reg_1526),
    .ap_return(grp_xFBilateralFloatMul_fu_974_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_981(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd3204448256),
    .in_val2(tmp_5_mid1_reg_1531),
    .ap_return(grp_xFBilateralFloatMul_fu_981_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_988(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(32'd3204448256),
    .in_val2(tmp_9_reg_1536),
    .ap_return(grp_xFBilateralFloatMul_fu_988_ap_return)
);

bilateral_filter_accel_xFBilateralFloatMul grp_xFBilateralFloatMul_fu_995(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val1(grp_xFBilateralFloatMul_fu_995_in_val1),
    .in_val2(tmp_2_reg_1566),
    .ap_return(grp_xFBilateralFloatMul_fu_995_ap_return)
);

bilateral_filter_accel_xFBilateralExpf grp_xFBilateralExpf_fu_1001(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val(tmp_6_reg_1541),
    .ap_return(grp_xFBilateralExpf_fu_1001_ap_return)
);

bilateral_filter_accel_xFBilateralExpf grp_xFBilateralExpf_fu_1006(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val(tmp_6_mid1_reg_1546),
    .ap_return(grp_xFBilateralExpf_fu_1006_ap_return)
);

bilateral_filter_accel_xFBilateralExpf grp_xFBilateralExpf_fu_1011(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val(tmp_s_reg_1551),
    .ap_return(grp_xFBilateralExpf_fu_1011_ap_return)
);

bilateral_filter_accel_uitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_6_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1016_p0),
    .ce(1'b1),
    .dout(grp_fu_1016_p1)
);

bilateral_filter_accel_uitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_6_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1019_p0),
    .ce(1'b1),
    .dout(grp_fu_1019_p1)
);

bilateral_filter_accel_uitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_6_no_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .ce(1'b1),
    .dout(grp_fu_1022_p1)
);

bilateral_filter_accel_mul_10ns_10ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
mul_10ns_10ns_20_1_1_U42(
    .din0(jsq_fu_1053_p0),
    .din1(jsq_fu_1053_p1),
    .dout(jsq_fu_1053_p2)
);

bilateral_filter_accel_mul_10ns_10ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
mul_10ns_10ns_20_1_1_U43(
    .din0(mul_ln586_fu_1106_p0),
    .din1(mul_ln586_fu_1106_p1),
    .dout(mul_ln586_fu_1106_p2)
);

bilateral_filter_accel_mux_6_3_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .din3_WIDTH( 4 ),
    .din4_WIDTH( 4 ),
    .din5_WIDTH( 4 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
mux_6_3_4_1_1_U44(
    .din0(4'd1),
    .din1(4'd2),
    .din2(4'd4),
    .din3(4'd5),
    .din4(4'd8),
    .din5(4'd9),
    .din6(select_ln585_fu_1080_p3),
    .dout(tmp_8_cast_fu_1112_p8)
);

bilateral_filter_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter36_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter27_stage0)) begin
            ap_enable_reg_pp0_iter28 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        if (((icmp_ln585_reg_1468_pp0_iter34_reg == 1'd0) & (icmp_ln595_fu_1226_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter36_ref_tmp_i_i135_1395062_reg_925 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter35_ref_tmp_i_i135_1395062_reg_925;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if ((1'b1 == ap_condition_1144)) begin
            ap_phi_reg_pp0_iter37_ref_tmp_i_i135_1395062_reg_925 <= select_ln595_3_fu_1310_p3;
        end else if ((1'b1 == ap_condition_1154)) begin
            ap_phi_reg_pp0_iter37_ref_tmp_i_i135_1395062_reg_925 <= trunc_ln595_2_fu_1363_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter37_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter36_ref_tmp_i_i135_1395062_reg_925;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln585_fu_1059_p2 == 1'd0))) begin
            i_fu_174 <= add_ln587_fu_1130_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_174 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln585_fu_1059_p2 == 1'd0))) begin
            indvar_flatten_fu_182 <= add_ln585_fu_1065_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_182 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln585_fu_1059_p2 == 1'd0))) begin
            m_fu_178 <= select_ln585_1_fu_1094_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            m_fu_178 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        conv_reg_1511 <= grp_fu_1016_p1;
        icmp_ln585_reg_1468_pp0_iter10_reg <= icmp_ln585_reg_1468_pp0_iter9_reg;
        icmp_ln585_reg_1468_pp0_iter11_reg <= icmp_ln585_reg_1468_pp0_iter10_reg;
        icmp_ln585_reg_1468_pp0_iter12_reg <= icmp_ln585_reg_1468_pp0_iter11_reg;
        icmp_ln585_reg_1468_pp0_iter13_reg <= icmp_ln585_reg_1468_pp0_iter12_reg;
        icmp_ln585_reg_1468_pp0_iter14_reg <= icmp_ln585_reg_1468_pp0_iter13_reg;
        icmp_ln585_reg_1468_pp0_iter15_reg <= icmp_ln585_reg_1468_pp0_iter14_reg;
        icmp_ln585_reg_1468_pp0_iter16_reg <= icmp_ln585_reg_1468_pp0_iter15_reg;
        icmp_ln585_reg_1468_pp0_iter17_reg <= icmp_ln585_reg_1468_pp0_iter16_reg;
        icmp_ln585_reg_1468_pp0_iter18_reg <= icmp_ln585_reg_1468_pp0_iter17_reg;
        icmp_ln585_reg_1468_pp0_iter19_reg <= icmp_ln585_reg_1468_pp0_iter18_reg;
        icmp_ln585_reg_1468_pp0_iter20_reg <= icmp_ln585_reg_1468_pp0_iter19_reg;
        icmp_ln585_reg_1468_pp0_iter21_reg <= icmp_ln585_reg_1468_pp0_iter20_reg;
        icmp_ln585_reg_1468_pp0_iter22_reg <= icmp_ln585_reg_1468_pp0_iter21_reg;
        icmp_ln585_reg_1468_pp0_iter23_reg <= icmp_ln585_reg_1468_pp0_iter22_reg;
        icmp_ln585_reg_1468_pp0_iter24_reg <= icmp_ln585_reg_1468_pp0_iter23_reg;
        icmp_ln585_reg_1468_pp0_iter25_reg <= icmp_ln585_reg_1468_pp0_iter24_reg;
        icmp_ln585_reg_1468_pp0_iter26_reg <= icmp_ln585_reg_1468_pp0_iter25_reg;
        icmp_ln585_reg_1468_pp0_iter27_reg <= icmp_ln585_reg_1468_pp0_iter26_reg;
        icmp_ln585_reg_1468_pp0_iter28_reg <= icmp_ln585_reg_1468_pp0_iter27_reg;
        icmp_ln585_reg_1468_pp0_iter29_reg <= icmp_ln585_reg_1468_pp0_iter28_reg;
        icmp_ln585_reg_1468_pp0_iter2_reg <= icmp_ln585_reg_1468_pp0_iter1_reg;
        icmp_ln585_reg_1468_pp0_iter30_reg <= icmp_ln585_reg_1468_pp0_iter29_reg;
        icmp_ln585_reg_1468_pp0_iter31_reg <= icmp_ln585_reg_1468_pp0_iter30_reg;
        icmp_ln585_reg_1468_pp0_iter32_reg <= icmp_ln585_reg_1468_pp0_iter31_reg;
        icmp_ln585_reg_1468_pp0_iter33_reg <= icmp_ln585_reg_1468_pp0_iter32_reg;
        icmp_ln585_reg_1468_pp0_iter34_reg <= icmp_ln585_reg_1468_pp0_iter33_reg;
        icmp_ln585_reg_1468_pp0_iter35_reg <= icmp_ln585_reg_1468_pp0_iter34_reg;
        icmp_ln585_reg_1468_pp0_iter36_reg <= icmp_ln585_reg_1468_pp0_iter35_reg;
        icmp_ln585_reg_1468_pp0_iter3_reg <= icmp_ln585_reg_1468_pp0_iter2_reg;
        icmp_ln585_reg_1468_pp0_iter4_reg <= icmp_ln585_reg_1468_pp0_iter3_reg;
        icmp_ln585_reg_1468_pp0_iter5_reg <= icmp_ln585_reg_1468_pp0_iter4_reg;
        icmp_ln585_reg_1468_pp0_iter6_reg <= icmp_ln585_reg_1468_pp0_iter5_reg;
        icmp_ln585_reg_1468_pp0_iter7_reg <= icmp_ln585_reg_1468_pp0_iter6_reg;
        icmp_ln585_reg_1468_pp0_iter8_reg <= icmp_ln585_reg_1468_pp0_iter7_reg;
        icmp_ln585_reg_1468_pp0_iter9_reg <= icmp_ln585_reg_1468_pp0_iter8_reg;
        icmp_ln587_reg_1472_pp0_iter10_reg <= icmp_ln587_reg_1472_pp0_iter9_reg;
        icmp_ln587_reg_1472_pp0_iter11_reg <= icmp_ln587_reg_1472_pp0_iter10_reg;
        icmp_ln587_reg_1472_pp0_iter12_reg <= icmp_ln587_reg_1472_pp0_iter11_reg;
        icmp_ln587_reg_1472_pp0_iter13_reg <= icmp_ln587_reg_1472_pp0_iter12_reg;
        icmp_ln587_reg_1472_pp0_iter14_reg <= icmp_ln587_reg_1472_pp0_iter13_reg;
        icmp_ln587_reg_1472_pp0_iter15_reg <= icmp_ln587_reg_1472_pp0_iter14_reg;
        icmp_ln587_reg_1472_pp0_iter16_reg <= icmp_ln587_reg_1472_pp0_iter15_reg;
        icmp_ln587_reg_1472_pp0_iter17_reg <= icmp_ln587_reg_1472_pp0_iter16_reg;
        icmp_ln587_reg_1472_pp0_iter18_reg <= icmp_ln587_reg_1472_pp0_iter17_reg;
        icmp_ln587_reg_1472_pp0_iter19_reg <= icmp_ln587_reg_1472_pp0_iter18_reg;
        icmp_ln587_reg_1472_pp0_iter20_reg <= icmp_ln587_reg_1472_pp0_iter19_reg;
        icmp_ln587_reg_1472_pp0_iter21_reg <= icmp_ln587_reg_1472_pp0_iter20_reg;
        icmp_ln587_reg_1472_pp0_iter22_reg <= icmp_ln587_reg_1472_pp0_iter21_reg;
        icmp_ln587_reg_1472_pp0_iter23_reg <= icmp_ln587_reg_1472_pp0_iter22_reg;
        icmp_ln587_reg_1472_pp0_iter24_reg <= icmp_ln587_reg_1472_pp0_iter23_reg;
        icmp_ln587_reg_1472_pp0_iter25_reg <= icmp_ln587_reg_1472_pp0_iter24_reg;
        icmp_ln587_reg_1472_pp0_iter26_reg <= icmp_ln587_reg_1472_pp0_iter25_reg;
        icmp_ln587_reg_1472_pp0_iter27_reg <= icmp_ln587_reg_1472_pp0_iter26_reg;
        icmp_ln587_reg_1472_pp0_iter2_reg <= icmp_ln587_reg_1472_pp0_iter1_reg;
        icmp_ln587_reg_1472_pp0_iter3_reg <= icmp_ln587_reg_1472_pp0_iter2_reg;
        icmp_ln587_reg_1472_pp0_iter4_reg <= icmp_ln587_reg_1472_pp0_iter3_reg;
        icmp_ln587_reg_1472_pp0_iter5_reg <= icmp_ln587_reg_1472_pp0_iter4_reg;
        icmp_ln587_reg_1472_pp0_iter6_reg <= icmp_ln587_reg_1472_pp0_iter5_reg;
        icmp_ln587_reg_1472_pp0_iter7_reg <= icmp_ln587_reg_1472_pp0_iter6_reg;
        icmp_ln587_reg_1472_pp0_iter8_reg <= icmp_ln587_reg_1472_pp0_iter7_reg;
        icmp_ln587_reg_1472_pp0_iter9_reg <= icmp_ln587_reg_1472_pp0_iter8_reg;
        icmp_ln595_1_reg_1613_pp0_iter36_reg <= icmp_ln595_1_reg_1613;
        icmp_ln595_2_reg_1624_pp0_iter36_reg <= icmp_ln595_2_reg_1624;
        icmp_ln595_reg_1609_pp0_iter36_reg <= icmp_ln595_reg_1609;
        select_ln585_1_reg_1481_pp0_iter10_reg <= select_ln585_1_reg_1481_pp0_iter9_reg;
        select_ln585_1_reg_1481_pp0_iter11_reg <= select_ln585_1_reg_1481_pp0_iter10_reg;
        select_ln585_1_reg_1481_pp0_iter12_reg <= select_ln585_1_reg_1481_pp0_iter11_reg;
        select_ln585_1_reg_1481_pp0_iter13_reg <= select_ln585_1_reg_1481_pp0_iter12_reg;
        select_ln585_1_reg_1481_pp0_iter14_reg <= select_ln585_1_reg_1481_pp0_iter13_reg;
        select_ln585_1_reg_1481_pp0_iter15_reg <= select_ln585_1_reg_1481_pp0_iter14_reg;
        select_ln585_1_reg_1481_pp0_iter16_reg <= select_ln585_1_reg_1481_pp0_iter15_reg;
        select_ln585_1_reg_1481_pp0_iter17_reg <= select_ln585_1_reg_1481_pp0_iter16_reg;
        select_ln585_1_reg_1481_pp0_iter18_reg <= select_ln585_1_reg_1481_pp0_iter17_reg;
        select_ln585_1_reg_1481_pp0_iter19_reg <= select_ln585_1_reg_1481_pp0_iter18_reg;
        select_ln585_1_reg_1481_pp0_iter20_reg <= select_ln585_1_reg_1481_pp0_iter19_reg;
        select_ln585_1_reg_1481_pp0_iter21_reg <= select_ln585_1_reg_1481_pp0_iter20_reg;
        select_ln585_1_reg_1481_pp0_iter22_reg <= select_ln585_1_reg_1481_pp0_iter21_reg;
        select_ln585_1_reg_1481_pp0_iter23_reg <= select_ln585_1_reg_1481_pp0_iter22_reg;
        select_ln585_1_reg_1481_pp0_iter24_reg <= select_ln585_1_reg_1481_pp0_iter23_reg;
        select_ln585_1_reg_1481_pp0_iter25_reg <= select_ln585_1_reg_1481_pp0_iter24_reg;
        select_ln585_1_reg_1481_pp0_iter26_reg <= select_ln585_1_reg_1481_pp0_iter25_reg;
        select_ln585_1_reg_1481_pp0_iter27_reg <= select_ln585_1_reg_1481_pp0_iter26_reg;
        select_ln585_1_reg_1481_pp0_iter28_reg <= select_ln585_1_reg_1481_pp0_iter27_reg;
        select_ln585_1_reg_1481_pp0_iter29_reg <= select_ln585_1_reg_1481_pp0_iter28_reg;
        select_ln585_1_reg_1481_pp0_iter2_reg <= select_ln585_1_reg_1481_pp0_iter1_reg;
        select_ln585_1_reg_1481_pp0_iter30_reg <= select_ln585_1_reg_1481_pp0_iter29_reg;
        select_ln585_1_reg_1481_pp0_iter31_reg <= select_ln585_1_reg_1481_pp0_iter30_reg;
        select_ln585_1_reg_1481_pp0_iter32_reg <= select_ln585_1_reg_1481_pp0_iter31_reg;
        select_ln585_1_reg_1481_pp0_iter33_reg <= select_ln585_1_reg_1481_pp0_iter32_reg;
        select_ln585_1_reg_1481_pp0_iter34_reg <= select_ln585_1_reg_1481_pp0_iter33_reg;
        select_ln585_1_reg_1481_pp0_iter35_reg <= select_ln585_1_reg_1481_pp0_iter34_reg;
        select_ln585_1_reg_1481_pp0_iter36_reg <= select_ln585_1_reg_1481_pp0_iter35_reg;
        select_ln585_1_reg_1481_pp0_iter3_reg <= select_ln585_1_reg_1481_pp0_iter2_reg;
        select_ln585_1_reg_1481_pp0_iter4_reg <= select_ln585_1_reg_1481_pp0_iter3_reg;
        select_ln585_1_reg_1481_pp0_iter5_reg <= select_ln585_1_reg_1481_pp0_iter4_reg;
        select_ln585_1_reg_1481_pp0_iter6_reg <= select_ln585_1_reg_1481_pp0_iter5_reg;
        select_ln585_1_reg_1481_pp0_iter7_reg <= select_ln585_1_reg_1481_pp0_iter6_reg;
        select_ln585_1_reg_1481_pp0_iter8_reg <= select_ln585_1_reg_1481_pp0_iter7_reg;
        select_ln585_1_reg_1481_pp0_iter9_reg <= select_ln585_1_reg_1481_pp0_iter8_reg;
        select_ln585_reg_1477_pp0_iter10_reg <= select_ln585_reg_1477_pp0_iter9_reg;
        select_ln585_reg_1477_pp0_iter11_reg <= select_ln585_reg_1477_pp0_iter10_reg;
        select_ln585_reg_1477_pp0_iter12_reg <= select_ln585_reg_1477_pp0_iter11_reg;
        select_ln585_reg_1477_pp0_iter13_reg <= select_ln585_reg_1477_pp0_iter12_reg;
        select_ln585_reg_1477_pp0_iter14_reg <= select_ln585_reg_1477_pp0_iter13_reg;
        select_ln585_reg_1477_pp0_iter15_reg <= select_ln585_reg_1477_pp0_iter14_reg;
        select_ln585_reg_1477_pp0_iter16_reg <= select_ln585_reg_1477_pp0_iter15_reg;
        select_ln585_reg_1477_pp0_iter17_reg <= select_ln585_reg_1477_pp0_iter16_reg;
        select_ln585_reg_1477_pp0_iter18_reg <= select_ln585_reg_1477_pp0_iter17_reg;
        select_ln585_reg_1477_pp0_iter19_reg <= select_ln585_reg_1477_pp0_iter18_reg;
        select_ln585_reg_1477_pp0_iter20_reg <= select_ln585_reg_1477_pp0_iter19_reg;
        select_ln585_reg_1477_pp0_iter21_reg <= select_ln585_reg_1477_pp0_iter20_reg;
        select_ln585_reg_1477_pp0_iter22_reg <= select_ln585_reg_1477_pp0_iter21_reg;
        select_ln585_reg_1477_pp0_iter23_reg <= select_ln585_reg_1477_pp0_iter22_reg;
        select_ln585_reg_1477_pp0_iter24_reg <= select_ln585_reg_1477_pp0_iter23_reg;
        select_ln585_reg_1477_pp0_iter25_reg <= select_ln585_reg_1477_pp0_iter24_reg;
        select_ln585_reg_1477_pp0_iter26_reg <= select_ln585_reg_1477_pp0_iter25_reg;
        select_ln585_reg_1477_pp0_iter27_reg <= select_ln585_reg_1477_pp0_iter26_reg;
        select_ln585_reg_1477_pp0_iter28_reg <= select_ln585_reg_1477_pp0_iter27_reg;
        select_ln585_reg_1477_pp0_iter29_reg <= select_ln585_reg_1477_pp0_iter28_reg;
        select_ln585_reg_1477_pp0_iter2_reg <= select_ln585_reg_1477_pp0_iter1_reg;
        select_ln585_reg_1477_pp0_iter30_reg <= select_ln585_reg_1477_pp0_iter29_reg;
        select_ln585_reg_1477_pp0_iter31_reg <= select_ln585_reg_1477_pp0_iter30_reg;
        select_ln585_reg_1477_pp0_iter32_reg <= select_ln585_reg_1477_pp0_iter31_reg;
        select_ln585_reg_1477_pp0_iter33_reg <= select_ln585_reg_1477_pp0_iter32_reg;
        select_ln585_reg_1477_pp0_iter34_reg <= select_ln585_reg_1477_pp0_iter33_reg;
        select_ln585_reg_1477_pp0_iter35_reg <= select_ln585_reg_1477_pp0_iter34_reg;
        select_ln585_reg_1477_pp0_iter36_reg <= select_ln585_reg_1477_pp0_iter35_reg;
        select_ln585_reg_1477_pp0_iter3_reg <= select_ln585_reg_1477_pp0_iter2_reg;
        select_ln585_reg_1477_pp0_iter4_reg <= select_ln585_reg_1477_pp0_iter3_reg;
        select_ln585_reg_1477_pp0_iter5_reg <= select_ln585_reg_1477_pp0_iter4_reg;
        select_ln585_reg_1477_pp0_iter6_reg <= select_ln585_reg_1477_pp0_iter5_reg;
        select_ln585_reg_1477_pp0_iter7_reg <= select_ln585_reg_1477_pp0_iter6_reg;
        select_ln585_reg_1477_pp0_iter8_reg <= select_ln585_reg_1477_pp0_iter7_reg;
        select_ln585_reg_1477_pp0_iter9_reg <= select_ln585_reg_1477_pp0_iter8_reg;
        tmp_4_reg_1576_pp0_iter33_reg <= tmp_4_reg_1576;
        tmp_4_reg_1576_pp0_iter34_reg <= tmp_4_reg_1576_pp0_iter33_reg;
        tmp_4_reg_1576_pp0_iter35_reg <= tmp_4_reg_1576_pp0_iter34_reg;
        tmp_5_reg_1526 <= grp_xFBilateralFloatMul_fu_953_ap_return;
        tmp_6_reg_1541 <= grp_xFBilateralFloatMul_fu_974_ap_return;
        tmp_7_reg_1556 <= grp_xFBilateralExpf_fu_1001_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln585_reg_1468 <= icmp_ln585_fu_1059_p2;
        icmp_ln585_reg_1468_pp0_iter1_reg <= icmp_ln585_reg_1468;
        icmp_ln587_reg_1472_pp0_iter1_reg <= icmp_ln587_reg_1472;
        jsq_reg_1463 <= jsq_fu_1053_p2;
        select_ln585_1_reg_1481_pp0_iter1_reg <= select_ln585_1_reg_1481;
        select_ln585_reg_1477_pp0_iter1_reg <= select_ln585_reg_1477;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter9_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter10_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter11_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter12_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter13_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter14_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter15_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter16_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter17_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter18_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter0_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter19_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter20_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter21_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter22_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter23_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter24_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter25_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter26_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter27_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter28_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter1_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter29_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter30_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter31_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter32_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter33_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter34_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter2_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter3_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter4_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter5_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter6_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter7_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_ref_tmp_i_i135_1395062_reg_925 <= ap_phi_reg_pp0_iter8_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_reg_1521 <= grp_fu_1022_p1;
        conv_mid1_reg_1516 <= grp_fu_1019_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln585_fu_1059_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln587_reg_1472 <= icmp_ln587_fu_1074_p2;
        mul_ln586_reg_1486 <= mul_ln586_fu_1106_p2;
        select_ln585_1_reg_1481 <= select_ln585_1_fu_1094_p3;
        select_ln585_reg_1477 <= select_ln585_fu_1080_p3;
        tmp_8_cast_reg_1491 <= tmp_8_cast_fu_1112_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_fu_1226_p2 == 1'd0))) begin
        icmp_ln595_1_reg_1613 <= icmp_ln595_1_fu_1247_p2;
        icmp_ln595_2_reg_1624 <= icmp_ln595_2_fu_1273_p2;
        select_ln595_1_reg_1617 <= select_ln595_1_fu_1265_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln595_reg_1609 <= icmp_ln595_fu_1226_p2;
        select_ln595_reg_1602 <= select_ln595_fu_1219_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_2_reg_1624 == 1'd0) & (icmp_ln595_1_reg_1613 == 1'd1) & (icmp_ln595_reg_1609 == 1'd0))) begin
        select_ln595_2_reg_1648 <= select_ln595_2_fu_1355_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_2_reg_1624 == 1'd0) & (icmp_ln595_1_reg_1613 == 1'd0) & (icmp_ln595_reg_1609 == 1'd0))) begin
        select_ln595_3_reg_1628 <= select_ln595_3_fu_1310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_1592 <= {{bitcast_ln724_fu_1169_p1[62:52]}};
        tmp_reg_1587 <= bitcast_ln724_fu_1169_p1[32'd63];
        trunc_ln595_1_reg_1597 <= trunc_ln595_1_fu_1195_p1;
        trunc_ln595_reg_1582 <= trunc_ln595_fu_1173_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_1566 <= grp_xFBilateralExpf_fu_1011_ap_return;
        tmp_7_mid1_reg_1561 <= grp_xFBilateralExpf_fu_1006_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter31_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_1576 <= grp_xFBilateralFloatMul_fu_995_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_mid1_reg_1531 <= grp_xFBilateralFloatMul_fu_960_ap_return;
        tmp_9_reg_1536 <= grp_xFBilateralFloatMul_fu_967_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_mid1_reg_1546 <= grp_xFBilateralFloatMul_fu_981_ap_return;
        tmp_s_reg_1551 <= grp_xFBilateralFloatMul_fu_988_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_1468_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_2_reg_1624 == 1'd1) & (icmp_ln595_reg_1609 == 1'd0))) begin
        trunc_ln595_2_reg_1668 <= trunc_ln595_2_fu_1363_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln585_fu_1059_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_1468_pp0_iter26_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_condition_exit_pp0_iter27_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter27_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter36_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) 
    & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_1468_pp0_iter36_reg == 1'd0) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
        ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8 = select_ln595_2_reg_1648;
    end else begin
        ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8 = ap_phi_reg_pp0_iter37_ref_tmp_i_i135_1395062_reg_925;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 3'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_182;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_m_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_m_1 = m_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_10_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_10_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_11_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & ((select_ln585_reg_1477_pp0_iter36_reg == 3'd5) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd6) | (select_ln585_reg_1477_pp0_iter36_reg == 3'd7))))) begin
        exp_lut_sigma_color_11_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_12_address0 = exp_lut_sigma_color_12_addr_gep_fu_711_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_12_address0 = exp_lut_sigma_color_12_addr_1_gep_fu_581_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_12_address0 = exp_lut_sigma_color_12_addr_2_gep_fu_461_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_12_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_12_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_12_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_12_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_12_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_12_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_12_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_12_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_12_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_13_address0 = exp_lut_sigma_color_13_addr_gep_fu_657_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_13_address0 = exp_lut_sigma_color_13_addr_1_gep_fu_533_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_13_address0 = exp_lut_sigma_color_13_addr_2_gep_fu_413_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_13_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_13_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_13_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_13_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_13_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_13_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_13_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_13_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_13_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_14_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_14_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_15_address0 = exp_lut_sigma_color_15_addr_gep_fu_666_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_15_address0 = exp_lut_sigma_color_15_addr_1_gep_fu_541_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_15_address0 = exp_lut_sigma_color_15_addr_2_gep_fu_421_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_15_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_15_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_15_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_15_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_15_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_15_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_15_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_15_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_15_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_16_address0 = exp_lut_sigma_color_16_addr_gep_fu_738_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_16_address0 = exp_lut_sigma_color_16_addr_1_gep_fu_605_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_16_address0 = exp_lut_sigma_color_16_addr_2_gep_fu_485_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_16_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_16_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_16_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_16_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_16_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_16_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_16_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_16_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_16_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_17_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_17_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_18_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_18_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_19_address0 = exp_lut_sigma_color_19_addr_gep_fu_720_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_19_address0 = exp_lut_sigma_color_19_addr_1_gep_fu_589_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_19_address0 = exp_lut_sigma_color_19_addr_2_gep_fu_469_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_19_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_19_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_19_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_19_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_19_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_19_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_19_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_19_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_19_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_1_address0 = exp_lut_sigma_color_1_addr_gep_fu_729_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_1_address0 = exp_lut_sigma_color_1_addr_1_gep_fu_597_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_1_address0 = exp_lut_sigma_color_1_addr_2_gep_fu_477_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_1_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_1_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_1_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_1_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_1_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_1_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_1_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_1_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_1_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1501)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_20_address0 = exp_lut_sigma_color_20_addr_gep_fu_693_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_20_address0 = exp_lut_sigma_color_20_addr_1_gep_fu_565_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_20_address0 = exp_lut_sigma_color_20_addr_2_gep_fu_445_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_20_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_20_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_20_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1501)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_20_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_20_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_20_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_20_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_20_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_20_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_21_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_21_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_22_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_22_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_23_address0 = exp_lut_sigma_color_23_addr_gep_fu_675_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_23_address0 = exp_lut_sigma_color_23_addr_1_gep_fu_549_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_23_address0 = exp_lut_sigma_color_23_addr_2_gep_fu_429_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_23_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_23_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_23_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1499)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_23_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_23_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_23_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_23_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_23_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_23_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_24_address0 = exp_lut_sigma_color_24_addr_gep_fu_648_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_24_address0 = exp_lut_sigma_color_24_addr_1_gep_fu_525_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_24_address0 = exp_lut_sigma_color_24_addr_2_gep_fu_405_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_24_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_24_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_24_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_24_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_24_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_24_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_24_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_24_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_24_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_25_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_25_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_26_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_26_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_27_address0 = exp_lut_sigma_color_27_addr_gep_fu_747_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_27_address0 = exp_lut_sigma_color_27_addr_1_gep_fu_613_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_27_address0 = exp_lut_sigma_color_27_addr_2_gep_fu_493_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_27_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_27_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_27_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1938)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_27_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_27_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_27_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_27_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_27_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg 
    == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_27_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_2_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_2_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_3_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_3_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_4_address0 = exp_lut_sigma_color_4_addr_gep_fu_639_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_4_address0 = exp_lut_sigma_color_4_addr_1_gep_fu_517_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_4_address0 = exp_lut_sigma_color_4_addr_2_gep_fu_397_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_4_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_4_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_4_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_4_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_4_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_4_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_4_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_4_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_4_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_5_address0 = exp_lut_sigma_color_5_addr_gep_fu_630_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_5_address0 = exp_lut_sigma_color_5_addr_1_gep_fu_509_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_5_address0 = exp_lut_sigma_color_5_addr_2_gep_fu_389_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_5_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_5_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_5_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_5_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_5_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_5_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_5_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_5_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_5_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_6_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_6_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_7_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        exp_lut_sigma_color_7_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_8_address0 = exp_lut_sigma_color_8_addr_gep_fu_702_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_8_address0 = exp_lut_sigma_color_8_addr_1_gep_fu_573_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_8_address0 = exp_lut_sigma_color_8_addr_2_gep_fu_453_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_8_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_8_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_8_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1504)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_8_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_8_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_8_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_8_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_8_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_8_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1501)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_9_address0 = exp_lut_sigma_color_9_addr_gep_fu_684_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_9_address0 = exp_lut_sigma_color_9_addr_1_gep_fu_557_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_9_address0 = exp_lut_sigma_color_9_addr_2_gep_fu_437_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_9_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_9_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_9_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1501)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_9_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_9_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_9_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_9_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_9_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_9_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_address0 = exp_lut_sigma_color_addr_gep_fu_621_p3;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_address0 = exp_lut_sigma_color_addr_1_gep_fu_501_p3;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_address0 = exp_lut_sigma_color_addr_2_gep_fu_381_p3;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_address0 = zext_ln585_fu_1366_p1;
        end else begin
            exp_lut_sigma_color_address0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_ce0 = 1'b1;
    end else begin
        exp_lut_sigma_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1489)) begin
        if ((icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) begin
            exp_lut_sigma_color_d0 = 16'd0;
        end else if (((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0))) begin
            exp_lut_sigma_color_d0 = trunc_ln595_2_reg_1668;
        end else if ((1'b1 == ap_condition_1392)) begin
            exp_lut_sigma_color_d0 = select_ln595_2_reg_1648;
        end else if ((1'b1 == ap_condition_1345)) begin
            exp_lut_sigma_color_d0 = select_ln595_3_reg_1628;
        end else begin
            exp_lut_sigma_color_d0 = 'bx;
        end
    end else begin
        exp_lut_sigma_color_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd1)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)) | ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0)))) begin
        exp_lut_sigma_color_we0 = 1'b1;
    end else begin
        exp_lut_sigma_color_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln585_1_fu_1088_p2 = (ap_sig_allocacmp_m_1 + 10'd1);

assign add_ln585_fu_1065_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln587_fu_1130_p2 = (select_ln585_fu_1080_p3 + 3'd1);

assign add_ln595_fu_1253_p2 = ($signed(sub_ln595_1_fu_1231_p2) + $signed(12'd4081));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1144 = ((icmp_ln585_reg_1468_pp0_iter35_reg == 1'd0) & (icmp_ln595_2_reg_1624 == 1'd0) & (icmp_ln595_1_reg_1613 == 1'd0) & (icmp_ln595_reg_1609 == 1'd0));
end

always @ (*) begin
    ap_condition_1154 = ((icmp_ln585_reg_1468_pp0_iter35_reg == 1'd0) & (icmp_ln595_2_reg_1624 == 1'd1) & (icmp_ln595_reg_1609 == 1'd0));
end

always @ (*) begin
    ap_condition_1345 = ((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd0) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1392 = ((icmp_ln595_2_reg_1624_pp0_iter36_reg == 1'd0) & (icmp_ln595_1_reg_1613_pp0_iter36_reg == 1'd1) & (icmp_ln595_reg_1609_pp0_iter36_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1489 = ((select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1492 = ((select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1499 = ((select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1501 = ((select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1504 = ((select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1938 = (~(select_ln585_reg_1477_pp0_iter36_reg == 3'd0) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd1) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd2) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd3) & ~(select_ln585_reg_1477_pp0_iter36_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_ref_tmp_i_i135_1395062_reg_925 = 'bx;

assign ashr_ln595_fu_1327_p2 = $signed(select_ln595_reg_1602) >>> zext_ln595_2_fu_1323_p1;

assign bitcast_ln724_1_fu_1336_p1 = tmp_4_reg_1576_pp0_iter35_reg;

assign bitcast_ln724_fu_1169_p1 = grp_fu_1139_p_dout0;

assign exp_lut_sigma_color_10_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_10_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_11_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_11_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_12_addr_1_gep_fu_581_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_12_addr_2_gep_fu_461_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_12_addr_gep_fu_711_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_13_addr_1_gep_fu_533_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_13_addr_2_gep_fu_413_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_13_addr_gep_fu_657_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_14_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_14_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_15_addr_1_gep_fu_541_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_15_addr_2_gep_fu_421_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_15_addr_gep_fu_666_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_16_addr_1_gep_fu_605_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_16_addr_2_gep_fu_485_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_16_addr_gep_fu_738_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_17_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_17_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_18_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_18_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_19_addr_1_gep_fu_589_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_19_addr_2_gep_fu_469_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_19_addr_gep_fu_720_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_1_addr_1_gep_fu_597_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_1_addr_2_gep_fu_477_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_1_addr_gep_fu_729_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_20_addr_1_gep_fu_565_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_20_addr_2_gep_fu_445_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_20_addr_gep_fu_693_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_21_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_21_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_22_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_22_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_23_addr_1_gep_fu_549_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_23_addr_2_gep_fu_429_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_23_addr_gep_fu_675_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_24_addr_1_gep_fu_525_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_24_addr_2_gep_fu_405_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_24_addr_gep_fu_648_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_25_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_25_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_26_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_26_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_27_addr_1_gep_fu_613_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_27_addr_2_gep_fu_493_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_27_addr_gep_fu_747_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_2_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_2_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_3_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_3_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_4_addr_1_gep_fu_517_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_4_addr_2_gep_fu_397_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_4_addr_gep_fu_639_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_5_addr_1_gep_fu_509_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_5_addr_2_gep_fu_389_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_5_addr_gep_fu_630_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_6_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_6_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_7_address0 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_7_d0 = ap_phi_mux_ref_tmp_i_i135_1395062_phi_fu_929_p8;

assign exp_lut_sigma_color_8_addr_1_gep_fu_573_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_8_addr_2_gep_fu_453_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_8_addr_gep_fu_702_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_9_addr_1_gep_fu_557_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_9_addr_2_gep_fu_437_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_9_addr_gep_fu_684_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_addr_1_gep_fu_501_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_addr_2_gep_fu_381_p3 = zext_ln585_fu_1366_p1;

assign exp_lut_sigma_color_addr_gep_fu_621_p3 = zext_ln585_fu_1366_p1;

assign grp_fu_1016_p0 = jsq_reg_1463;

assign grp_fu_1019_p0 = mul_ln586_reg_1486;

assign grp_fu_1022_p0 = tmp_8_cast_reg_1491;

assign grp_fu_1139_p_ce = 1'b1;

assign grp_fu_1139_p_din0 = tmp_4_reg_1576;

assign grp_xFBilateralFloatMul_fu_995_in_val1 = ((icmp_ln587_reg_1472_pp0_iter27_reg[0:0] == 1'b1) ? tmp_7_mid1_reg_1561 : tmp_7_reg_1556);

assign icmp_ln585_fu_1059_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4608) ? 1'b1 : 1'b0);

assign icmp_ln587_fu_1074_p2 = ((ap_sig_allocacmp_i_load == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln595_1_fu_1247_p2 = (($signed(tmp_3_fu_1237_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln595_2_fu_1273_p2 = ((sub_ln595_1_fu_1231_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln595_3_fu_1318_p2 = ((select_ln595_1_reg_1617 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln595_4_fu_1294_p2 = ((tmp_10_fu_1285_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln595_fu_1226_p2 = ((trunc_ln595_reg_1582 == 63'd0) ? 1'b1 : 1'b0);

assign jsq_fu_1053_p0 = zext_ln586_fu_1049_p1;

assign jsq_fu_1053_p1 = zext_ln586_fu_1049_p1;

assign mul_ln586_fu_1106_p0 = zext_ln586_1_fu_1102_p1;

assign mul_ln586_fu_1106_p1 = zext_ln586_1_fu_1102_p1;

assign select_ln585_1_fu_1094_p3 = ((icmp_ln587_fu_1074_p2[0:0] == 1'b1) ? add_ln585_1_fu_1088_p2 : ap_sig_allocacmp_m_1);

assign select_ln585_fu_1080_p3 = ((icmp_ln587_fu_1074_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_i_load);

assign select_ln595_1_fu_1265_p3 = ((icmp_ln595_1_fu_1247_p2[0:0] == 1'b1) ? add_ln595_fu_1253_p2 : sub_ln595_2_fu_1259_p2);

assign select_ln595_2_fu_1355_p3 = ((icmp_ln595_3_fu_1318_p2[0:0] == 1'b1) ? trunc_ln595_3_fu_1332_p1 : select_ln595_4_fu_1347_p3);

assign select_ln595_3_fu_1310_p3 = ((icmp_ln595_4_fu_1294_p2[0:0] == 1'b1) ? shl_ln595_fu_1304_p2 : 16'd0);

assign select_ln595_4_fu_1347_p3 = ((tmp_8_fu_1339_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln595_fu_1219_p3 = ((tmp_reg_1587[0:0] == 1'b1) ? sub_ln595_fu_1213_p2 : zext_ln595_1_fu_1209_p1);

assign sext_ln595_fu_1279_p1 = select_ln595_1_reg_1617;

assign sext_ln595cast_fu_1300_p1 = sext_ln595_fu_1279_p1[15:0];

assign shl_ln595_fu_1304_p2 = trunc_ln595_4_fu_1282_p1 << sext_ln595cast_fu_1300_p1;

assign sub_ln595_1_fu_1231_p2 = (12'd1075 - zext_ln595_fu_1199_p1);

assign sub_ln595_2_fu_1259_p2 = (12'd15 - sub_ln595_1_fu_1231_p2);

assign sub_ln595_fu_1213_p2 = (54'd0 - zext_ln595_1_fu_1209_p1);

assign tmp_10_fu_1285_p4 = {{select_ln595_1_reg_1617[11:4]}};

assign tmp_3_fu_1237_p4 = {{sub_ln595_1_fu_1231_p2[11:4]}};

assign tmp_8_fu_1339_p3 = bitcast_ln724_1_fu_1336_p1[32'd31];

assign trunc_ln595_1_fu_1195_p1 = bitcast_ln724_fu_1169_p1[51:0];

assign trunc_ln595_2_fu_1363_p1 = select_ln595_reg_1602[15:0];

assign trunc_ln595_3_fu_1332_p1 = ashr_ln595_fu_1327_p2[15:0];

assign trunc_ln595_4_fu_1282_p1 = select_ln595_reg_1602[15:0];

assign trunc_ln595_fu_1173_p1 = bitcast_ln724_fu_1169_p1[62:0];

assign zext_ln585_fu_1366_p1 = select_ln585_1_reg_1481_pp0_iter36_reg;

assign zext_ln586_1_fu_1102_p1 = add_ln585_1_fu_1088_p2;

assign zext_ln586_fu_1049_p1 = ap_sig_allocacmp_m_1;

assign zext_ln595_1_cast_fu_1202_p3 = {{1'd1}, {trunc_ln595_1_reg_1597}};

assign zext_ln595_1_fu_1209_p1 = zext_ln595_1_cast_fu_1202_p3;

assign zext_ln595_2_fu_1323_p1 = $unsigned(sext_ln595_fu_1279_p1);

assign zext_ln595_fu_1199_p1 = tmp_1_reg_1592;

endmodule //bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7
