$date
	Mon Sep  8 19:37:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_rep_module $end
$var wire 6 ! y [5:0] $end
$var reg 1 " a $end
$var reg 2 # b [1:0] $end
$var reg 2 $ c [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 2 % b [1:0] $end
$var wire 2 & c [1:0] $end
$var wire 6 ' y [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111 '
b10 &
b1 %
b10 $
b1 #
0"
b11111 !
$end
#10
b1 $
b1 &
b11 #
b11 %
b111110 !
b111110 '
1"
#20
b100001 !
b100001 '
b11 $
b11 &
b10 #
b10 %
#30
b0 $
b0 &
b0 #
b0 %
b0 !
b0 '
0"
#40
