
10_OutputCompare_f411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001dc  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  4 .ARM          00000000  08000374  08000374  0001037c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000374  0800037c  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000374  08000374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000378  08000378  00010378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800037c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800037c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001037c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000054d  00000000  00000000  000103ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000011d  00000000  00000000  000108f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  00010a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f8e  00000000  00000000  00010ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000ca1  00000000  00000000  00011a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053bd6  00000000  00000000  000126ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000662d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a8  00000000  00000000  00066328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800035c 	.word	0x0800035c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	0800035c 	.word	0x0800035c

080001d8 <main>:
//toggle bit

#define tog_bit(Y,bit_x) (Y^=(1<<bit_x))


int main(void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

	tim2_pa5_output_Compare();
 80001dc:	f000 f802 	bl	80001e4 <tim2_pa5_output_Compare>


	while(1){
 80001e0:	e7fe      	b.n	80001e0 <main+0x8>
	...

080001e4 <tim2_pa5_output_Compare>:

	// Habilitar o clock
		TIM2->CR1 = CR1_CEN;
}

void tim2_pa5_output_Compare(void){
 80001e4:	b480      	push	{r7}
 80001e6:	af00      	add	r7, sp, #0

	//Habilitar o acesso do clock ao GPIOA e GPIOC
		RCC->AHB2ENR |= GPIOAEN;
 80001e8:	4b32      	ldr	r3, [pc, #200]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 80001ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001ec:	4a31      	ldr	r2, [pc, #196]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6353      	str	r3, [r2, #52]	; 0x34
		RCC->AHB2ENR |= GPIOCEN;
 80001f4:	4b2f      	ldr	r3, [pc, #188]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 80001f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001f8:	4a2e      	ldr	r2, [pc, #184]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 80001fa:	f043 0304 	orr.w	r3, r3, #4
 80001fe:	6353      	str	r3, [r2, #52]	; 0x34

	// Definir os modos de operação dos pinos PC13 e PA5

	/*Define o Pino PC13 como Entrada*/
		GPIOC->MODER |=  (1U<<26);
 8000200:	4b2d      	ldr	r3, [pc, #180]	; (80002b8 <tim2_pa5_output_Compare+0xd4>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a2c      	ldr	r2, [pc, #176]	; (80002b8 <tim2_pa5_output_Compare+0xd4>)
 8000206:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800020a:	6013      	str	r3, [r2, #0]
		GPIOC->MODER &= ~(1U<<27);
 800020c:	4b2a      	ldr	r3, [pc, #168]	; (80002b8 <tim2_pa5_output_Compare+0xd4>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a29      	ldr	r2, [pc, #164]	; (80002b8 <tim2_pa5_output_Compare+0xd4>)
 8000212:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000216:	6013      	str	r3, [r2, #0]

	/*Define o Pino PA5 como alternate function*/
		GPIOA->MODER &= ~(1U<<10);
 8000218:	4b28      	ldr	r3, [pc, #160]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a27      	ldr	r2, [pc, #156]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800021e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000222:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |=  (1U<<11);
 8000224:	4b25      	ldr	r3, [pc, #148]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a24      	ldr	r2, [pc, #144]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800022a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800022e:	6013      	str	r3, [r2, #0]

	// Determina o alternate function de PA5 (AF01)
		GPIOA->AFR[0] |=  (1U<<20);
 8000230:	4b22      	ldr	r3, [pc, #136]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 8000232:	6a1b      	ldr	r3, [r3, #32]
 8000234:	4a21      	ldr	r2, [pc, #132]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 8000236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800023a:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(1U<<21);
 800023c:	4b1f      	ldr	r3, [pc, #124]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800023e:	6a1b      	ldr	r3, [r3, #32]
 8000240:	4a1e      	ldr	r2, [pc, #120]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 8000242:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000246:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(1U<<22);
 8000248:	4b1c      	ldr	r3, [pc, #112]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800024a:	6a1b      	ldr	r3, [r3, #32]
 800024c:	4a1b      	ldr	r2, [pc, #108]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800024e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000252:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(1U<<23);
 8000254:	4b19      	ldr	r3, [pc, #100]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 8000256:	6a1b      	ldr	r3, [r3, #32]
 8000258:	4a18      	ldr	r2, [pc, #96]	; (80002bc <tim2_pa5_output_Compare+0xd8>)
 800025a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800025e:	6213      	str	r3, [r2, #32]

	// Habilitar o clock ao timer2
		RCC->APB1ENR |= TIM2EN;
 8000260:	4b14      	ldr	r3, [pc, #80]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 8000262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000264:	4a13      	ldr	r2, [pc, #76]	; (80002b4 <tim2_pa5_output_Compare+0xd0>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6413      	str	r3, [r2, #64]	; 0x40

	// definir o valor do prescaler
		TIM2->PSC = 1600-1;  // 16MHz/1600 = 10 000
 800026c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000270:	f240 623f 	movw	r2, #1599	; 0x63f
 8000274:	629a      	str	r2, [r3, #40]	; 0x28

	// definir o valor do auto-reload
		TIM2->ARR = 10000-1; // 10000/10000 = 1
 8000276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800027a:	f242 720f 	movw	r2, #9999	; 0x270f
 800027e:	62da      	str	r2, [r3, #44]	; 0x2c

	// Define o modo de alternacia da saida
		TIM2->CCMR1 = OC_TOGGLE;
 8000280:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000284:	2230      	movs	r2, #48	; 0x30
 8000286:	619a      	str	r2, [r3, #24]

	//Enable Tim2 ch1 em modo de comparação
		TIM2->CCER |= CCER_CC1E;
 8000288:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800028c:	6a1b      	ldr	r3, [r3, #32]
 800028e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000292:	f043 0301 	orr.w	r3, r3, #1
 8000296:	6213      	str	r3, [r2, #32]

	// Limpar o contador
		TIM2->CNT = 0;
 8000298:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800029c:	2200      	movs	r2, #0
 800029e:	625a      	str	r2, [r3, #36]	; 0x24

	// Habilitar o clock
		TIM2->CR1 = CR1_CEN;
 80002a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a4:	2201      	movs	r2, #1
 80002a6:	601a      	str	r2, [r3, #0]
}
 80002a8:	bf00      	nop
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	40023800 	.word	0x40023800
 80002b8:	40020800 	.word	0x40020800
 80002bc:	40020000 	.word	0x40020000

080002c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	; (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c8:	480c      	ldr	r0, [pc, #48]	; (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002ca:	490d      	ldr	r1, [pc, #52]	; (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002cc:	4a0d      	ldr	r2, [pc, #52]	; (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d0:	e002      	b.n	80002d8 <LoopCopyDataInit>

080002d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d6:	3304      	adds	r3, #4

080002d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002dc:	d3f9      	bcc.n	80002d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002de:	4a0a      	ldr	r2, [pc, #40]	; (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e0:	4c0a      	ldr	r4, [pc, #40]	; (800030c <LoopForever+0x16>)
  movs r3, #0
 80002e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e4:	e001      	b.n	80002ea <LoopFillZerobss>

080002e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e8:	3204      	adds	r2, #4

080002ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ec:	d3fb      	bcc.n	80002e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ee:	f000 f811 	bl	8000314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f2:	f7ff ff71 	bl	80001d8 <main>

080002f6 <LoopForever>:

LoopForever:
  b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000304:	0800037c 	.word	0x0800037c
  ldr r2, =_sbss
 8000308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800030c:	2000001c 	.word	0x2000001c

08000310 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <__libc_init_array>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	4d0d      	ldr	r5, [pc, #52]	; (800034c <__libc_init_array+0x38>)
 8000318:	4c0d      	ldr	r4, [pc, #52]	; (8000350 <__libc_init_array+0x3c>)
 800031a:	1b64      	subs	r4, r4, r5
 800031c:	10a4      	asrs	r4, r4, #2
 800031e:	2600      	movs	r6, #0
 8000320:	42a6      	cmp	r6, r4
 8000322:	d109      	bne.n	8000338 <__libc_init_array+0x24>
 8000324:	4d0b      	ldr	r5, [pc, #44]	; (8000354 <__libc_init_array+0x40>)
 8000326:	4c0c      	ldr	r4, [pc, #48]	; (8000358 <__libc_init_array+0x44>)
 8000328:	f000 f818 	bl	800035c <_init>
 800032c:	1b64      	subs	r4, r4, r5
 800032e:	10a4      	asrs	r4, r4, #2
 8000330:	2600      	movs	r6, #0
 8000332:	42a6      	cmp	r6, r4
 8000334:	d105      	bne.n	8000342 <__libc_init_array+0x2e>
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f855 3b04 	ldr.w	r3, [r5], #4
 800033c:	4798      	blx	r3
 800033e:	3601      	adds	r6, #1
 8000340:	e7ee      	b.n	8000320 <__libc_init_array+0xc>
 8000342:	f855 3b04 	ldr.w	r3, [r5], #4
 8000346:	4798      	blx	r3
 8000348:	3601      	adds	r6, #1
 800034a:	e7f2      	b.n	8000332 <__libc_init_array+0x1e>
 800034c:	08000374 	.word	0x08000374
 8000350:	08000374 	.word	0x08000374
 8000354:	08000374 	.word	0x08000374
 8000358:	08000378 	.word	0x08000378

0800035c <_init>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	bf00      	nop
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr

08000368 <_fini>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	bf00      	nop
 800036c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036e:	bc08      	pop	{r3}
 8000370:	469e      	mov	lr, r3
 8000372:	4770      	bx	lr
