{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627832675945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627832675945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  1 17:44:35 2021 " "Processing started: Sun Aug  1 17:44:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627832675945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832675945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832675946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627832676173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627832676173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_CONTROLLER_TB-BHV " "Found design unit 1: SDRAM_CONTROLLER_TB-BHV" {  } { { "sdram_controller_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller_tb.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627832683976 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CONTROLLER_TB " "Found entity 1: SDRAM_CONTROLLER_TB" {  } { { "sdram_controller_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller_tb.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627832683976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832683976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_CONTROLLER-BHV " "Found design unit 1: SDRAM_CONTROLLER-BHV" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627832683977 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CONTROLLER " "Found entity 1: SDRAM_CONTROLLER" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627832683977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832683977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller " "Elaborating entity \"sdram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627832684029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_op_complete_to_pr sdram_controller.vhdl(89) " "Verilog HDL or VHDL warning at sdram_controller.vhdl(89): object \"mem_op_complete_to_pr\" assigned a value but never read" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up_to_use_int sdram_controller.vhdl(101) " "Verilog HDL or VHDL warning at sdram_controller.vhdl(101): object \"up_to_use_int\" assigned a value but never read" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_op_complete_int sdram_controller.vhdl(102) " "VHDL Signal Declaration warning at sdram_controller.vhdl(102): used implicit default value for signal \"mem_op_complete_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "buffer_to_pr sdram_controller.vhdl(159) " "VHDL warning at sdram_controller.vhdl(159): sensitivity list already contains buffer_to_pr" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 159 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank_to_pr sdram_controller.vhdl(166) " "VHDL Process Statement warning at sdram_controller.vhdl(166): signal \"bank_to_pr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_io_to_pr sdram_controller.vhdl(172) " "VHDL Process Statement warning at sdram_controller.vhdl(172): signal \"data_io_to_pr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank_s sdram_controller.vhdl(182) " "VHDL Process Statement warning at sdram_controller.vhdl(182): signal \"bank_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_s sdram_controller.vhdl(183) " "VHDL Process Statement warning at sdram_controller.vhdl(183): signal \"col_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "refresh_cnt_int sdram_controller.vhdl(216) " "VHDL Process Statement warning at sdram_controller.vhdl(216): signal \"refresh_cnt_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "refresh_cnt_int sdram_controller.vhdl(219) " "VHDL Process Statement warning at sdram_controller.vhdl(219): signal \"refresh_cnt_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw sdram_controller.vhdl(269) " "VHDL Process Statement warning at sdram_controller.vhdl(269): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_s sdram_controller.vhdl(272) " "VHDL Process Statement warning at sdram_controller.vhdl(272): signal \"row_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "refresh sdram_controller.vhdl(273) " "VHDL Process Statement warning at sdram_controller.vhdl(273): signal \"refresh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw sdram_controller.vhdl(297) " "VHDL Process Statement warning at sdram_controller.vhdl(297): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627832684032 "|sdram_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "up_to_use GND " "Pin \"up_to_use\" is stuck at GND" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627832684769 "|SDRAM_CONTROLLER|up_to_use"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_cs_to_sdram GND " "Pin \"n_cs_to_sdram\" is stuck at GND" {  } { { "sdram_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627832684769 "|SDRAM_CONTROLLER|n_cs_to_sdram"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627832684769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627832684864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627832685454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627832685454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627832685504 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627832685504 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1627832685504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Implemented 350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627832685504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627832685504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627832685510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  1 17:44:45 2021 " "Processing ended: Sun Aug  1 17:44:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627832685510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627832685510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627832685510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627832685510 ""}
