// Seed: 1513816175
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  tri  id_4,
    output wire id_5
);
endmodule
module module_1 (
    input wand id_0
    , id_6,
    input tri id_1,
    inout tri1 id_2,
    output supply1 id_3,
    input wand id_4
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_2,
      id_3
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : -1 'b0 == $realtime] id_17;
  ;
  final $signed(21);
  ;
  logic id_18;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  module_2 modCall_1 (
      id_3,
      id_12,
      id_12,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_11,
      id_13,
      id_13,
      id_7,
      id_11,
      id_13,
      id_2,
      id_12
  );
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  assign id_12 = id_11;
  wire id_17;
endmodule
