library	ieee;
use	ieee.std_logic_1164.all;
use	ieee.numeric_std.all;
use work.mips_pkg.all;

entity pc is

	port(
		clk, reset : in std_logic;
		entrada : in std_logic_vector (31 downto 0);

		saida : out std_logic_vector (31 downto 0)
	);
end entity;

architecture rtl of pc is

begin
	process(clk)
	begin
		if (reset = '1') then saida <= X"00000000";
		else
			if(rising_edge(clk)) then
				saida <= entrada;
			end if;
		end if;
	end process;

end architecture;
