/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 264 304)
	(text "Lab4_RALU" (rect 5 0 86 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 265 31 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "MSA[1..0]" (rect 0 0 67 20)(font "Intel Clear" (font_size 8)))
		(text "MSA[1..0]" (rect 21 27 88 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "MSB[1..0]" (rect 0 0 67 20)(font "Intel Clear" (font_size 8)))
		(text "MSB[1..0]" (rect 21 43 88 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "MSC[2..0]" (rect 0 0 67 20)(font "Intel Clear" (font_size 8)))
		(text "MSC[2..0]" (rect 21 59 88 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CIN" (rect 0 0 24 20)(font "Intel Clear" (font_size 8)))
		(text "CIN" (rect 21 75 45 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "CLK" (rect 0 0 27 20)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 91 48 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "INPUT[3..0]" (rect 0 0 80 20)(font "Intel Clear" (font_size 8)))
		(text "INPUT[3..0]" (rect 21 107 101 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "REGA[3..0]" (rect 0 0 73 20)(font "Intel Clear" (font_size 8)))
		(text "REGA[3..0]" (rect 154 27 227 47)(font "Intel Clear" (font_size 8)))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "REGB[3..0]" (rect 0 0 73 20)(font "Intel Clear" (font_size 8)))
		(text "REGB[3..0]" (rect 154 43 227 63)(font "Intel Clear" (font_size 8)))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "OUTPUT[3..0]" (rect 0 0 96 20)(font "Intel Clear" (font_size 8)))
		(text "OUTPUT[3..0]" (rect 131 59 227 79)(font "Intel Clear" (font_size 8)))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "COUT" (rect 0 0 41 20)(font "Intel Clear" (font_size 8)))
		(text "COUT" (rect 186 75 227 95)(font "Intel Clear" (font_size 8)))
		(line (pt 248 80)(pt 232 80))
	)
	(port
		(pt 248 96)
		(output)
		(text "MUXA[3..0]" (rect 0 0 77 20)(font "Intel Clear" (font_size 8)))
		(text "MUXA[3..0]" (rect 150 91 227 111)(font "Intel Clear" (font_size 8)))
		(line (pt 248 96)(pt 232 96)(line_width 3))
	)
	(port
		(pt 248 112)
		(output)
		(text "MUXB[3..0]" (rect 0 0 77 20)(font "Intel Clear" (font_size 8)))
		(text "MUXB[3..0]" (rect 150 107 227 127)(font "Intel Clear" (font_size 8)))
		(line (pt 248 112)(pt 232 112)(line_width 3))
	)
	(port
		(pt 248 128)
		(output)
		(text "REGANOT[3..0]" (rect 0 0 105 20)(font "Intel Clear" (font_size 8)))
		(text "REGANOT[3..0]" (rect 122 123 227 143)(font "Intel Clear" (font_size 8)))
		(line (pt 248 128)(pt 232 128)(line_width 3))
	)
	(port
		(pt 248 144)
		(output)
		(text "REGAandB[3..0]" (rect 0 0 109 20)(font "Intel Clear" (font_size 8)))
		(text "REGAandB[3..0]" (rect 118 139 227 159)(font "Intel Clear" (font_size 8)))
		(line (pt 248 144)(pt 232 144)(line_width 3))
	)
	(port
		(pt 248 160)
		(output)
		(text "REGAorB[3..0]" (rect 0 0 97 20)(font "Intel Clear" (font_size 8)))
		(text "REGAorB[3..0]" (rect 130 155 227 175)(font "Intel Clear" (font_size 8)))
		(line (pt 248 160)(pt 232 160)(line_width 3))
	)
	(port
		(pt 248 176)
		(output)
		(text "REGAsumB[3..0]" (rect 0 0 112 20)(font "Intel Clear" (font_size 8)))
		(text "REGAsumB[3..0]" (rect 115 171 227 191)(font "Intel Clear" (font_size 8)))
		(line (pt 248 176)(pt 232 176)(line_width 3))
	)
	(port
		(pt 248 192)
		(output)
		(text "REGALeft[3..0]" (rect 0 0 100 20)(font "Intel Clear" (font_size 8)))
		(text "REGALeft[3..0]" (rect 127 187 227 207)(font "Intel Clear" (font_size 8)))
		(line (pt 248 192)(pt 232 192)(line_width 3))
	)
	(port
		(pt 248 208)
		(output)
		(text "REGARight[3..0]" (rect 0 0 109 20)(font "Intel Clear" (font_size 8)))
		(text "REGARight[3..0]" (rect 118 203 227 223)(font "Intel Clear" (font_size 8)))
		(line (pt 248 208)(pt 232 208)(line_width 3))
	)
	(port
		(pt 248 224)
		(output)
		(text "A[6..0]" (rect 0 0 44 20)(font "Intel Clear" (font_size 8)))
		(text "A[6..0]" (rect 183 219 227 239)(font "Intel Clear" (font_size 8)))
		(line (pt 248 224)(pt 232 224)(line_width 3))
	)
	(port
		(pt 248 240)
		(output)
		(text "B[6..0]" (rect 0 0 44 20)(font "Intel Clear" (font_size 8)))
		(text "B[6..0]" (rect 183 235 227 255)(font "Intel Clear" (font_size 8)))
		(line (pt 248 240)(pt 232 240)(line_width 3))
	)
	(port
		(pt 248 256)
		(output)
		(text "C[6..0]" (rect 0 0 44 20)(font "Intel Clear" (font_size 8)))
		(text "C[6..0]" (rect 183 251 227 271)(font "Intel Clear" (font_size 8)))
		(line (pt 248 256)(pt 232 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 272))
	)
)
