
application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  0800c000  0800c000  0000c000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094ac  0800c1e4  0800c1e4  0000c1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08015690  08015690  00015690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080157bc  080157bc  00020128  2**0
                  CONTENTS
  4 .ARM          00000000  080157bc  080157bc  00020128  2**0
                  CONTENTS
  5 .preinit_array 00000000  080157bc  080157bc  00020128  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080157bc  080157bc  000157bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080157c0  080157c0  000157c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000128  20000000  080157c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000acc  20000128  080158ec  00020128  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bf4  080158ec  00020bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020151  2**0
                  CONTENTS, READONLY
 13 .debug_info   000112bb  00000000  00000000  00020194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035cf  00000000  00000000  0003144f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  00034a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e90f  00000000  00000000  00035ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d69  00000000  00000000  000543f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f887  00000000  00000000  00068160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000c3c  00000000  00000000  001079e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000043cc  00000000  00000000  00108624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0010c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c1e4 <__do_global_dtors_aux>:
 800c1e4:	b510      	push	{r4, lr}
 800c1e6:	4c05      	ldr	r4, [pc, #20]	; (800c1fc <__do_global_dtors_aux+0x18>)
 800c1e8:	7823      	ldrb	r3, [r4, #0]
 800c1ea:	b933      	cbnz	r3, 800c1fa <__do_global_dtors_aux+0x16>
 800c1ec:	4b04      	ldr	r3, [pc, #16]	; (800c200 <__do_global_dtors_aux+0x1c>)
 800c1ee:	b113      	cbz	r3, 800c1f6 <__do_global_dtors_aux+0x12>
 800c1f0:	4804      	ldr	r0, [pc, #16]	; (800c204 <__do_global_dtors_aux+0x20>)
 800c1f2:	f3af 8000 	nop.w
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	7023      	strb	r3, [r4, #0]
 800c1fa:	bd10      	pop	{r4, pc}
 800c1fc:	20000128 	.word	0x20000128
 800c200:	00000000 	.word	0x00000000
 800c204:	08015678 	.word	0x08015678

0800c208 <frame_dummy>:
 800c208:	b508      	push	{r3, lr}
 800c20a:	4b03      	ldr	r3, [pc, #12]	; (800c218 <frame_dummy+0x10>)
 800c20c:	b11b      	cbz	r3, 800c216 <frame_dummy+0xe>
 800c20e:	4903      	ldr	r1, [pc, #12]	; (800c21c <frame_dummy+0x14>)
 800c210:	4803      	ldr	r0, [pc, #12]	; (800c220 <frame_dummy+0x18>)
 800c212:	f3af 8000 	nop.w
 800c216:	bd08      	pop	{r3, pc}
 800c218:	00000000 	.word	0x00000000
 800c21c:	2000012c 	.word	0x2000012c
 800c220:	08015678 	.word	0x08015678

0800c224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c224:	b480      	push	{r7}
 800c226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c228:	4b04      	ldr	r3, [pc, #16]	; (800c23c <__NVIC_GetPriorityGrouping+0x18>)
 800c22a:	68db      	ldr	r3, [r3, #12]
 800c22c:	0a1b      	lsrs	r3, r3, #8
 800c22e:	f003 0307 	and.w	r3, r3, #7
}
 800c232:	4618      	mov	r0, r3
 800c234:	46bd      	mov	sp, r7
 800c236:	bc80      	pop	{r7}
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	e000ed00 	.word	0xe000ed00

0800c240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c240:	b480      	push	{r7}
 800c242:	b083      	sub	sp, #12
 800c244:	af00      	add	r7, sp, #0
 800c246:	4603      	mov	r3, r0
 800c248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c24a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	db0b      	blt.n	800c26a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c252:	79fb      	ldrb	r3, [r7, #7]
 800c254:	f003 021f 	and.w	r2, r3, #31
 800c258:	4906      	ldr	r1, [pc, #24]	; (800c274 <__NVIC_EnableIRQ+0x34>)
 800c25a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c25e:	095b      	lsrs	r3, r3, #5
 800c260:	2001      	movs	r0, #1
 800c262:	fa00 f202 	lsl.w	r2, r0, r2
 800c266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800c26a:	bf00      	nop
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	bc80      	pop	{r7}
 800c272:	4770      	bx	lr
 800c274:	e000e100 	.word	0xe000e100

0800c278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c278:	b480      	push	{r7}
 800c27a:	b083      	sub	sp, #12
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	4603      	mov	r3, r0
 800c280:	6039      	str	r1, [r7, #0]
 800c282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	db0a      	blt.n	800c2a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	b2da      	uxtb	r2, r3
 800c290:	490c      	ldr	r1, [pc, #48]	; (800c2c4 <__NVIC_SetPriority+0x4c>)
 800c292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c296:	0112      	lsls	r2, r2, #4
 800c298:	b2d2      	uxtb	r2, r2
 800c29a:	440b      	add	r3, r1
 800c29c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c2a0:	e00a      	b.n	800c2b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	b2da      	uxtb	r2, r3
 800c2a6:	4908      	ldr	r1, [pc, #32]	; (800c2c8 <__NVIC_SetPriority+0x50>)
 800c2a8:	79fb      	ldrb	r3, [r7, #7]
 800c2aa:	f003 030f 	and.w	r3, r3, #15
 800c2ae:	3b04      	subs	r3, #4
 800c2b0:	0112      	lsls	r2, r2, #4
 800c2b2:	b2d2      	uxtb	r2, r2
 800c2b4:	440b      	add	r3, r1
 800c2b6:	761a      	strb	r2, [r3, #24]
}
 800c2b8:	bf00      	nop
 800c2ba:	370c      	adds	r7, #12
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bc80      	pop	{r7}
 800c2c0:	4770      	bx	lr
 800c2c2:	bf00      	nop
 800c2c4:	e000e100 	.word	0xe000e100
 800c2c8:	e000ed00 	.word	0xe000ed00

0800c2cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b089      	sub	sp, #36	; 0x24
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	60f8      	str	r0, [r7, #12]
 800c2d4:	60b9      	str	r1, [r7, #8]
 800c2d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f003 0307 	and.w	r3, r3, #7
 800c2de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	f1c3 0307 	rsb	r3, r3, #7
 800c2e6:	2b04      	cmp	r3, #4
 800c2e8:	bf28      	it	cs
 800c2ea:	2304      	movcs	r3, #4
 800c2ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c2ee:	69fb      	ldr	r3, [r7, #28]
 800c2f0:	3304      	adds	r3, #4
 800c2f2:	2b06      	cmp	r3, #6
 800c2f4:	d902      	bls.n	800c2fc <NVIC_EncodePriority+0x30>
 800c2f6:	69fb      	ldr	r3, [r7, #28]
 800c2f8:	3b03      	subs	r3, #3
 800c2fa:	e000      	b.n	800c2fe <NVIC_EncodePriority+0x32>
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c300:	f04f 32ff 	mov.w	r2, #4294967295
 800c304:	69bb      	ldr	r3, [r7, #24]
 800c306:	fa02 f303 	lsl.w	r3, r2, r3
 800c30a:	43da      	mvns	r2, r3
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	401a      	ands	r2, r3
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c314:	f04f 31ff 	mov.w	r1, #4294967295
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	fa01 f303 	lsl.w	r3, r1, r3
 800c31e:	43d9      	mvns	r1, r3
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c324:	4313      	orrs	r3, r2
         );
}
 800c326:	4618      	mov	r0, r3
 800c328:	3724      	adds	r7, #36	; 0x24
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bc80      	pop	{r7}
 800c32e:	4770      	bx	lr

0800c330 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
 800c336:	60f8      	str	r0, [r7, #12]
 800c338:	60b9      	str	r1, [r7, #8]
 800c33a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	3b01      	subs	r3, #1
 800c340:	4a0c      	ldr	r2, [pc, #48]	; (800c374 <LL_DMA_SetDataTransferDirection+0x44>)
 800c342:	5cd3      	ldrb	r3, [r2, r3]
 800c344:	461a      	mov	r2, r3
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	4413      	add	r3, r2
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c350:	f023 0310 	bic.w	r3, r3, #16
 800c354:	68ba      	ldr	r2, [r7, #8]
 800c356:	3a01      	subs	r2, #1
 800c358:	4906      	ldr	r1, [pc, #24]	; (800c374 <LL_DMA_SetDataTransferDirection+0x44>)
 800c35a:	5c8a      	ldrb	r2, [r1, r2]
 800c35c:	4611      	mov	r1, r2
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	440a      	add	r2, r1
 800c362:	4611      	mov	r1, r2
 800c364:	687a      	ldr	r2, [r7, #4]
 800c366:	4313      	orrs	r3, r2
 800c368:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800c36a:	bf00      	nop
 800c36c:	3714      	adds	r7, #20
 800c36e:	46bd      	mov	sp, r7
 800c370:	bc80      	pop	{r7}
 800c372:	4770      	bx	lr
 800c374:	08015760 	.word	0x08015760

0800c378 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800c378:	b480      	push	{r7}
 800c37a:	b085      	sub	sp, #20
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	60f8      	str	r0, [r7, #12]
 800c380:	60b9      	str	r1, [r7, #8]
 800c382:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	3b01      	subs	r3, #1
 800c388:	4a0b      	ldr	r2, [pc, #44]	; (800c3b8 <LL_DMA_SetMode+0x40>)
 800c38a:	5cd3      	ldrb	r3, [r2, r3]
 800c38c:	461a      	mov	r2, r3
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	4413      	add	r3, r2
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f023 0220 	bic.w	r2, r3, #32
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	3b01      	subs	r3, #1
 800c39c:	4906      	ldr	r1, [pc, #24]	; (800c3b8 <LL_DMA_SetMode+0x40>)
 800c39e:	5ccb      	ldrb	r3, [r1, r3]
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	440b      	add	r3, r1
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	600b      	str	r3, [r1, #0]
             Mode);
}
 800c3ae:	bf00      	nop
 800c3b0:	3714      	adds	r7, #20
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bc80      	pop	{r7}
 800c3b6:	4770      	bx	lr
 800c3b8:	08015760 	.word	0x08015760

0800c3bc <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	60f8      	str	r0, [r7, #12]
 800c3c4:	60b9      	str	r1, [r7, #8]
 800c3c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	3b01      	subs	r3, #1
 800c3cc:	4a0b      	ldr	r2, [pc, #44]	; (800c3fc <LL_DMA_SetPeriphIncMode+0x40>)
 800c3ce:	5cd3      	ldrb	r3, [r2, r3]
 800c3d0:	461a      	mov	r2, r3
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	4413      	add	r3, r2
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	3b01      	subs	r3, #1
 800c3e0:	4906      	ldr	r1, [pc, #24]	; (800c3fc <LL_DMA_SetPeriphIncMode+0x40>)
 800c3e2:	5ccb      	ldrb	r3, [r1, r3]
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	440b      	add	r3, r1
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800c3f2:	bf00      	nop
 800c3f4:	3714      	adds	r7, #20
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bc80      	pop	{r7}
 800c3fa:	4770      	bx	lr
 800c3fc:	08015760 	.word	0x08015760

0800c400 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800c400:	b480      	push	{r7}
 800c402:	b085      	sub	sp, #20
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	60b9      	str	r1, [r7, #8]
 800c40a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	3b01      	subs	r3, #1
 800c410:	4a0b      	ldr	r2, [pc, #44]	; (800c440 <LL_DMA_SetMemoryIncMode+0x40>)
 800c412:	5cd3      	ldrb	r3, [r2, r3]
 800c414:	461a      	mov	r2, r3
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	4413      	add	r3, r2
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	3b01      	subs	r3, #1
 800c424:	4906      	ldr	r1, [pc, #24]	; (800c440 <LL_DMA_SetMemoryIncMode+0x40>)
 800c426:	5ccb      	ldrb	r3, [r1, r3]
 800c428:	4619      	mov	r1, r3
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	440b      	add	r3, r1
 800c42e:	4619      	mov	r1, r3
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	4313      	orrs	r3, r2
 800c434:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800c436:	bf00      	nop
 800c438:	3714      	adds	r7, #20
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bc80      	pop	{r7}
 800c43e:	4770      	bx	lr
 800c440:	08015760 	.word	0x08015760

0800c444 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 800c444:	b480      	push	{r7}
 800c446:	b085      	sub	sp, #20
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	3b01      	subs	r3, #1
 800c454:	4a0b      	ldr	r2, [pc, #44]	; (800c484 <LL_DMA_SetPeriphSize+0x40>)
 800c456:	5cd3      	ldrb	r3, [r2, r3]
 800c458:	461a      	mov	r2, r3
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	4413      	add	r3, r2
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	3b01      	subs	r3, #1
 800c468:	4906      	ldr	r1, [pc, #24]	; (800c484 <LL_DMA_SetPeriphSize+0x40>)
 800c46a:	5ccb      	ldrb	r3, [r1, r3]
 800c46c:	4619      	mov	r1, r3
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	440b      	add	r3, r1
 800c472:	4619      	mov	r1, r3
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	4313      	orrs	r3, r2
 800c478:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 800c47a:	bf00      	nop
 800c47c:	3714      	adds	r7, #20
 800c47e:	46bd      	mov	sp, r7
 800c480:	bc80      	pop	{r7}
 800c482:	4770      	bx	lr
 800c484:	08015760 	.word	0x08015760

0800c488 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	60f8      	str	r0, [r7, #12]
 800c490:	60b9      	str	r1, [r7, #8]
 800c492:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	3b01      	subs	r3, #1
 800c498:	4a0b      	ldr	r2, [pc, #44]	; (800c4c8 <LL_DMA_SetMemorySize+0x40>)
 800c49a:	5cd3      	ldrb	r3, [r2, r3]
 800c49c:	461a      	mov	r2, r3
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	4413      	add	r3, r2
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c4a8:	68bb      	ldr	r3, [r7, #8]
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	4906      	ldr	r1, [pc, #24]	; (800c4c8 <LL_DMA_SetMemorySize+0x40>)
 800c4ae:	5ccb      	ldrb	r3, [r1, r3]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	440b      	add	r3, r1
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800c4be:	bf00      	nop
 800c4c0:	3714      	adds	r7, #20
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bc80      	pop	{r7}
 800c4c6:	4770      	bx	lr
 800c4c8:	08015760 	.word	0x08015760

0800c4cc <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b085      	sub	sp, #20
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	4a0b      	ldr	r2, [pc, #44]	; (800c50c <LL_DMA_SetChannelPriorityLevel+0x40>)
 800c4de:	5cd3      	ldrb	r3, [r2, r3]
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	4413      	add	r3, r2
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	3b01      	subs	r3, #1
 800c4f0:	4906      	ldr	r1, [pc, #24]	; (800c50c <LL_DMA_SetChannelPriorityLevel+0x40>)
 800c4f2:	5ccb      	ldrb	r3, [r1, r3]
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	440b      	add	r3, r1
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	4313      	orrs	r3, r2
 800c500:	600b      	str	r3, [r1, #0]
             Priority);
}
 800c502:	bf00      	nop
 800c504:	3714      	adds	r7, #20
 800c506:	46bd      	mov	sp, r7
 800c508:	bc80      	pop	{r7}
 800c50a:	4770      	bx	lr
 800c50c:	08015760 	.word	0x08015760

0800c510 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 800c510:	b480      	push	{r7}
 800c512:	b085      	sub	sp, #20
 800c514:	af00      	add	r7, sp, #0
 800c516:	60f8      	str	r0, [r7, #12]
 800c518:	60b9      	str	r1, [r7, #8]
 800c51a:	607a      	str	r2, [r7, #4]
 800c51c:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800c51e:	69bb      	ldr	r3, [r7, #24]
 800c520:	2b10      	cmp	r3, #16
 800c522:	d114      	bne.n	800c54e <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	3b01      	subs	r3, #1
 800c528:	4a15      	ldr	r2, [pc, #84]	; (800c580 <LL_DMA_ConfigAddresses+0x70>)
 800c52a:	5cd3      	ldrb	r3, [r2, r3]
 800c52c:	461a      	mov	r2, r3
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	4413      	add	r3, r2
 800c532:	461a      	mov	r2, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	3b01      	subs	r3, #1
 800c53c:	4a10      	ldr	r2, [pc, #64]	; (800c580 <LL_DMA_ConfigAddresses+0x70>)
 800c53e:	5cd3      	ldrb	r3, [r2, r3]
 800c540:	461a      	mov	r2, r3
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	4413      	add	r3, r2
 800c546:	461a      	mov	r2, r3
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
  }
}
 800c54c:	e013      	b.n	800c576 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	3b01      	subs	r3, #1
 800c552:	4a0b      	ldr	r2, [pc, #44]	; (800c580 <LL_DMA_ConfigAddresses+0x70>)
 800c554:	5cd3      	ldrb	r3, [r2, r3]
 800c556:	461a      	mov	r2, r3
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	4413      	add	r3, r2
 800c55c:	461a      	mov	r2, r3
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	3b01      	subs	r3, #1
 800c566:	4a06      	ldr	r2, [pc, #24]	; (800c580 <LL_DMA_ConfigAddresses+0x70>)
 800c568:	5cd3      	ldrb	r3, [r2, r3]
 800c56a:	461a      	mov	r2, r3
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	4413      	add	r3, r2
 800c570:	461a      	mov	r2, r3
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	60d3      	str	r3, [r2, #12]
}
 800c576:	bf00      	nop
 800c578:	3714      	adds	r7, #20
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bc80      	pop	{r7}
 800c57e:	4770      	bx	lr
 800c580:	08015760 	.word	0x08015760

0800c584 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	3b01      	subs	r3, #1
 800c592:	4a0a      	ldr	r2, [pc, #40]	; (800c5bc <LL_DMA_EnableIT_TC+0x38>)
 800c594:	5cd3      	ldrb	r3, [r2, r3]
 800c596:	461a      	mov	r2, r3
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	4413      	add	r3, r2
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	683a      	ldr	r2, [r7, #0]
 800c5a0:	3a01      	subs	r2, #1
 800c5a2:	4906      	ldr	r1, [pc, #24]	; (800c5bc <LL_DMA_EnableIT_TC+0x38>)
 800c5a4:	5c8a      	ldrb	r2, [r1, r2]
 800c5a6:	4611      	mov	r1, r2
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	440a      	add	r2, r1
 800c5ac:	f043 0302 	orr.w	r3, r3, #2
 800c5b0:	6013      	str	r3, [r2, #0]
}
 800c5b2:	bf00      	nop
 800c5b4:	370c      	adds	r7, #12
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	bc80      	pop	{r7}
 800c5ba:	4770      	bx	lr
 800c5bc:	08015760 	.word	0x08015760

0800c5c0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800c5c4:	4b04      	ldr	r3, [pc, #16]	; (800c5d8 <LL_RCC_HSE_Enable+0x18>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	4a03      	ldr	r2, [pc, #12]	; (800c5d8 <LL_RCC_HSE_Enable+0x18>)
 800c5ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c5ce:	6013      	str	r3, [r2, #0]
}
 800c5d0:	bf00      	nop
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bc80      	pop	{r7}
 800c5d6:	4770      	bx	lr
 800c5d8:	40021000 	.word	0x40021000

0800c5dc <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800c5e0:	4b06      	ldr	r3, [pc, #24]	; (800c5fc <LL_RCC_HSE_IsReady+0x20>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c5e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c5ec:	bf0c      	ite	eq
 800c5ee:	2301      	moveq	r3, #1
 800c5f0:	2300      	movne	r3, #0
 800c5f2:	b2db      	uxtb	r3, r3
}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bc80      	pop	{r7}
 800c5fa:	4770      	bx	lr
 800c5fc:	40021000 	.word	0x40021000

0800c600 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 800c600:	b480      	push	{r7}
 800c602:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800c604:	4b04      	ldr	r3, [pc, #16]	; (800c618 <LL_RCC_LSI_Enable+0x18>)
 800c606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c608:	4a03      	ldr	r2, [pc, #12]	; (800c618 <LL_RCC_LSI_Enable+0x18>)
 800c60a:	f043 0301 	orr.w	r3, r3, #1
 800c60e:	6253      	str	r3, [r2, #36]	; 0x24
}
 800c610:	bf00      	nop
 800c612:	46bd      	mov	sp, r7
 800c614:	bc80      	pop	{r7}
 800c616:	4770      	bx	lr
 800c618:	40021000 	.word	0x40021000

0800c61c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 800c61c:	b480      	push	{r7}
 800c61e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 800c620:	4b06      	ldr	r3, [pc, #24]	; (800c63c <LL_RCC_LSI_IsReady+0x20>)
 800c622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c624:	f003 0302 	and.w	r3, r3, #2
 800c628:	2b02      	cmp	r3, #2
 800c62a:	bf0c      	ite	eq
 800c62c:	2301      	moveq	r3, #1
 800c62e:	2300      	movne	r3, #0
 800c630:	b2db      	uxtb	r3, r3
}
 800c632:	4618      	mov	r0, r3
 800c634:	46bd      	mov	sp, r7
 800c636:	bc80      	pop	{r7}
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	40021000 	.word	0x40021000

0800c640 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800c648:	4b06      	ldr	r3, [pc, #24]	; (800c664 <LL_RCC_SetSysClkSource+0x24>)
 800c64a:	685b      	ldr	r3, [r3, #4]
 800c64c:	f023 0203 	bic.w	r2, r3, #3
 800c650:	4904      	ldr	r1, [pc, #16]	; (800c664 <LL_RCC_SetSysClkSource+0x24>)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4313      	orrs	r3, r2
 800c656:	604b      	str	r3, [r1, #4]
}
 800c658:	bf00      	nop
 800c65a:	370c      	adds	r7, #12
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bc80      	pop	{r7}
 800c660:	4770      	bx	lr
 800c662:	bf00      	nop
 800c664:	40021000 	.word	0x40021000

0800c668 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800c668:	b480      	push	{r7}
 800c66a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c66c:	4b03      	ldr	r3, [pc, #12]	; (800c67c <LL_RCC_GetSysClkSource+0x14>)
 800c66e:	685b      	ldr	r3, [r3, #4]
 800c670:	f003 030c 	and.w	r3, r3, #12
}
 800c674:	4618      	mov	r0, r3
 800c676:	46bd      	mov	sp, r7
 800c678:	bc80      	pop	{r7}
 800c67a:	4770      	bx	lr
 800c67c:	40021000 	.word	0x40021000

0800c680 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800c688:	4b06      	ldr	r3, [pc, #24]	; (800c6a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800c68a:	685b      	ldr	r3, [r3, #4]
 800c68c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c690:	4904      	ldr	r1, [pc, #16]	; (800c6a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	4313      	orrs	r3, r2
 800c696:	604b      	str	r3, [r1, #4]
}
 800c698:	bf00      	nop
 800c69a:	370c      	adds	r7, #12
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bc80      	pop	{r7}
 800c6a0:	4770      	bx	lr
 800c6a2:	bf00      	nop
 800c6a4:	40021000 	.word	0x40021000

0800c6a8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b083      	sub	sp, #12
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800c6b0:	4b06      	ldr	r3, [pc, #24]	; (800c6cc <LL_RCC_SetAPB1Prescaler+0x24>)
 800c6b2:	685b      	ldr	r3, [r3, #4]
 800c6b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c6b8:	4904      	ldr	r1, [pc, #16]	; (800c6cc <LL_RCC_SetAPB1Prescaler+0x24>)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	4313      	orrs	r3, r2
 800c6be:	604b      	str	r3, [r1, #4]
}
 800c6c0:	bf00      	nop
 800c6c2:	370c      	adds	r7, #12
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bc80      	pop	{r7}
 800c6c8:	4770      	bx	lr
 800c6ca:	bf00      	nop
 800c6cc:	40021000 	.word	0x40021000

0800c6d0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800c6d8:	4b06      	ldr	r3, [pc, #24]	; (800c6f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c6e0:	4904      	ldr	r1, [pc, #16]	; (800c6f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	604b      	str	r3, [r1, #4]
}
 800c6e8:	bf00      	nop
 800c6ea:	370c      	adds	r7, #12
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bc80      	pop	{r7}
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	40021000 	.word	0x40021000

0800c6f8 <LL_RCC_SetUSBClockSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b083      	sub	sp, #12
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_USBPRE)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
 800c700:	4b06      	ldr	r3, [pc, #24]	; (800c71c <LL_RCC_SetUSBClockSource+0x24>)
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800c708:	4904      	ldr	r1, [pc, #16]	; (800c71c <LL_RCC_SetUSBClockSource+0x24>)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	604b      	str	r3, [r1, #4]
#else /*RCC_CFGR_OTGFSPRE*/
  MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, USBxSource);
#endif /*RCC_CFGR_USBPRE*/
}
 800c710:	bf00      	nop
 800c712:	370c      	adds	r7, #12
 800c714:	46bd      	mov	sp, r7
 800c716:	bc80      	pop	{r7}
 800c718:	4770      	bx	lr
 800c71a:	bf00      	nop
 800c71c:	40021000 	.word	0x40021000

0800c720 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 800c720:	b480      	push	{r7}
 800c722:	b083      	sub	sp, #12
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800c728:	4b06      	ldr	r3, [pc, #24]	; (800c744 <LL_RCC_SetRTCClockSource+0x24>)
 800c72a:	6a1b      	ldr	r3, [r3, #32]
 800c72c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c730:	4904      	ldr	r1, [pc, #16]	; (800c744 <LL_RCC_SetRTCClockSource+0x24>)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	4313      	orrs	r3, r2
 800c736:	620b      	str	r3, [r1, #32]
}
 800c738:	bf00      	nop
 800c73a:	370c      	adds	r7, #12
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bc80      	pop	{r7}
 800c740:	4770      	bx	lr
 800c742:	bf00      	nop
 800c744:	40021000 	.word	0x40021000

0800c748 <LL_RCC_GetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
  */
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
{
 800c748:	b480      	push	{r7}
 800c74a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800c74c:	4b03      	ldr	r3, [pc, #12]	; (800c75c <LL_RCC_GetRTCClockSource+0x14>)
 800c74e:	6a1b      	ldr	r3, [r3, #32]
 800c750:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800c754:	4618      	mov	r0, r3
 800c756:	46bd      	mov	sp, r7
 800c758:	bc80      	pop	{r7}
 800c75a:	4770      	bx	lr
 800c75c:	40021000 	.word	0x40021000

0800c760 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800c760:	b480      	push	{r7}
 800c762:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800c764:	4b04      	ldr	r3, [pc, #16]	; (800c778 <LL_RCC_EnableRTC+0x18>)
 800c766:	6a1b      	ldr	r3, [r3, #32]
 800c768:	4a03      	ldr	r2, [pc, #12]	; (800c778 <LL_RCC_EnableRTC+0x18>)
 800c76a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c76e:	6213      	str	r3, [r2, #32]
}
 800c770:	bf00      	nop
 800c772:	46bd      	mov	sp, r7
 800c774:	bc80      	pop	{r7}
 800c776:	4770      	bx	lr
 800c778:	40021000 	.word	0x40021000

0800c77c <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 800c77c:	b480      	push	{r7}
 800c77e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c780:	4b04      	ldr	r3, [pc, #16]	; (800c794 <LL_RCC_ForceBackupDomainReset+0x18>)
 800c782:	6a1b      	ldr	r3, [r3, #32]
 800c784:	4a03      	ldr	r2, [pc, #12]	; (800c794 <LL_RCC_ForceBackupDomainReset+0x18>)
 800c786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c78a:	6213      	str	r3, [r2, #32]
}
 800c78c:	bf00      	nop
 800c78e:	46bd      	mov	sp, r7
 800c790:	bc80      	pop	{r7}
 800c792:	4770      	bx	lr
 800c794:	40021000 	.word	0x40021000

0800c798 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 800c798:	b480      	push	{r7}
 800c79a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c79c:	4b04      	ldr	r3, [pc, #16]	; (800c7b0 <LL_RCC_ReleaseBackupDomainReset+0x18>)
 800c79e:	6a1b      	ldr	r3, [r3, #32]
 800c7a0:	4a03      	ldr	r2, [pc, #12]	; (800c7b0 <LL_RCC_ReleaseBackupDomainReset+0x18>)
 800c7a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c7a6:	6213      	str	r3, [r2, #32]
}
 800c7a8:	bf00      	nop
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bc80      	pop	{r7}
 800c7ae:	4770      	bx	lr
 800c7b0:	40021000 	.word	0x40021000

0800c7b4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800c7b8:	4b04      	ldr	r3, [pc, #16]	; (800c7cc <LL_RCC_PLL_Enable+0x18>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	4a03      	ldr	r2, [pc, #12]	; (800c7cc <LL_RCC_PLL_Enable+0x18>)
 800c7be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c7c2:	6013      	str	r3, [r2, #0]
}
 800c7c4:	bf00      	nop
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bc80      	pop	{r7}
 800c7ca:	4770      	bx	lr
 800c7cc:	40021000 	.word	0x40021000

0800c7d0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800c7d4:	4b06      	ldr	r3, [pc, #24]	; (800c7f0 <LL_RCC_PLL_IsReady+0x20>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c7dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c7e0:	bf0c      	ite	eq
 800c7e2:	2301      	moveq	r3, #1
 800c7e4:	2300      	movne	r3, #0
 800c7e6:	b2db      	uxtb	r3, r3
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	bc80      	pop	{r7}
 800c7ee:	4770      	bx	lr
 800c7f0:	40021000 	.word	0x40021000

0800c7f4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800c7fe:	4b08      	ldr	r3, [pc, #32]	; (800c820 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	430b      	orrs	r3, r1
 800c810:	4903      	ldr	r1, [pc, #12]	; (800c820 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800c812:	4313      	orrs	r3, r2
 800c814:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 800c816:	bf00      	nop
 800c818:	370c      	adds	r7, #12
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bc80      	pop	{r7}
 800c81e:	4770      	bx	lr
 800c820:	40021000 	.word	0x40021000

0800c824 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800c824:	b480      	push	{r7}
 800c826:	b085      	sub	sp, #20
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800c82c:	4b08      	ldr	r3, [pc, #32]	; (800c850 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c82e:	695a      	ldr	r2, [r3, #20]
 800c830:	4907      	ldr	r1, [pc, #28]	; (800c850 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	4313      	orrs	r3, r2
 800c836:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800c838:	4b05      	ldr	r3, [pc, #20]	; (800c850 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c83a:	695a      	ldr	r2, [r3, #20]
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4013      	ands	r3, r2
 800c840:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c842:	68fb      	ldr	r3, [r7, #12]
}
 800c844:	bf00      	nop
 800c846:	3714      	adds	r7, #20
 800c848:	46bd      	mov	sp, r7
 800c84a:	bc80      	pop	{r7}
 800c84c:	4770      	bx	lr
 800c84e:	bf00      	nop
 800c850:	40021000 	.word	0x40021000

0800c854 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800c854:	b480      	push	{r7}
 800c856:	b085      	sub	sp, #20
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800c85c:	4b08      	ldr	r3, [pc, #32]	; (800c880 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c85e:	69da      	ldr	r2, [r3, #28]
 800c860:	4907      	ldr	r1, [pc, #28]	; (800c880 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	4313      	orrs	r3, r2
 800c866:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800c868:	4b05      	ldr	r3, [pc, #20]	; (800c880 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c86a:	69da      	ldr	r2, [r3, #28]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	4013      	ands	r3, r2
 800c870:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c872:	68fb      	ldr	r3, [r7, #12]
}
 800c874:	bf00      	nop
 800c876:	3714      	adds	r7, #20
 800c878:	46bd      	mov	sp, r7
 800c87a:	bc80      	pop	{r7}
 800c87c:	4770      	bx	lr
 800c87e:	bf00      	nop
 800c880:	40021000 	.word	0x40021000

0800c884 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800c884:	b480      	push	{r7}
 800c886:	b085      	sub	sp, #20
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800c88c:	4b08      	ldr	r3, [pc, #32]	; (800c8b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c88e:	699a      	ldr	r2, [r3, #24]
 800c890:	4907      	ldr	r1, [pc, #28]	; (800c8b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	4313      	orrs	r3, r2
 800c896:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800c898:	4b05      	ldr	r3, [pc, #20]	; (800c8b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c89a:	699a      	ldr	r2, [r3, #24]
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	4013      	ands	r3, r2
 800c8a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
}
 800c8a4:	bf00      	nop
 800c8a6:	3714      	adds	r7, #20
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bc80      	pop	{r7}
 800c8ac:	4770      	bx	lr
 800c8ae:	bf00      	nop
 800c8b0:	40021000 	.word	0x40021000

0800c8b4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b083      	sub	sp, #12
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800c8bc:	4b06      	ldr	r3, [pc, #24]	; (800c8d8 <LL_FLASH_SetLatency+0x24>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f023 0207 	bic.w	r2, r3, #7
 800c8c4:	4904      	ldr	r1, [pc, #16]	; (800c8d8 <LL_FLASH_SetLatency+0x24>)
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	600b      	str	r3, [r1, #0]
}
 800c8cc:	bf00      	nop
 800c8ce:	370c      	adds	r7, #12
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bc80      	pop	{r7}
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	40022000 	.word	0x40022000

0800c8dc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800c8e0:	4b03      	ldr	r3, [pc, #12]	; (800c8f0 <LL_FLASH_GetLatency+0x14>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f003 0307 	and.w	r3, r3, #7
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	bc80      	pop	{r7}
 800c8ee:	4770      	bx	lr
 800c8f0:	40022000 	.word	0x40022000

0800c8f4 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 800c8f8:	4b04      	ldr	r3, [pc, #16]	; (800c90c <LL_PWR_EnableBkUpAccess+0x18>)
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	4a03      	ldr	r2, [pc, #12]	; (800c90c <LL_PWR_EnableBkUpAccess+0x18>)
 800c8fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c902:	6013      	str	r3, [r2, #0]
}
 800c904:	bf00      	nop
 800c906:	46bd      	mov	sp, r7
 800c908:	bc80      	pop	{r7}
 800c90a:	4770      	bx	lr
 800c90c:	40007000 	.word	0x40007000

0800c910 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0xFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 800c910:	b480      	push	{r7}
 800c912:	b083      	sub	sp, #12
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRLH, RTC_PRLH_PRL, (AsynchPrescaler >> 16));
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	f023 020f 	bic.w	r2, r3, #15
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	0c1b      	lsrs	r3, r3, #16
 800c926:	431a      	orrs	r2, r3
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RTCx->PRLL, RTC_PRLL_PRL, (AsynchPrescaler & RTC_PRLL_PRL));
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	68db      	ldr	r3, [r3, #12]
 800c930:	0c1b      	lsrs	r3, r3, #16
 800c932:	041b      	lsls	r3, r3, #16
 800c934:	683a      	ldr	r2, [r7, #0]
 800c936:	b292      	uxth	r2, r2
 800c938:	431a      	orrs	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	60da      	str	r2, [r3, #12]
}
 800c93e:	bf00      	nop
 800c940:	370c      	adds	r7, #12
 800c942:	46bd      	mov	sp, r7
 800c944:	bc80      	pop	{r7}
 800c946:	4770      	bx	lr

0800c948 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	601a      	str	r2, [r3, #0]
}
 800c95c:	bf00      	nop
 800c95e:	370c      	adds	r7, #12
 800c960:	46bd      	mov	sp, r7
 800c962:	bc80      	pop	{r7}
 800c964:	4770      	bx	lr

0800c966 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 800c966:	b480      	push	{r7}
 800c968:	b083      	sub	sp, #12
 800c96a:	af00      	add	r7, sp, #0
 800c96c:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	f043 0202 	orr.w	r2, r3, #2
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	605a      	str	r2, [r3, #4]
}
 800c97a:	bf00      	nop
 800c97c:	370c      	adds	r7, #12
 800c97e:	46bd      	mov	sp, r7
 800c980:	bc80      	pop	{r7}
 800c982:	4770      	bx	lr

0800c984 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 800c984:	b480      	push	{r7}
 800c986:	b083      	sub	sp, #12
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	330c      	adds	r3, #12
}
 800c990:	4618      	mov	r0, r3
 800c992:	370c      	adds	r7, #12
 800c994:	46bd      	mov	sp, r7
 800c996:	bc80      	pop	{r7}
 800c998:	4770      	bx	lr

0800c99a <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800c99a:	b480      	push	{r7}
 800c99c:	b083      	sub	sp, #12
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f043 0201 	orr.w	r2, r3, #1
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	601a      	str	r2, [r3, #0]
}
 800c9ae:	bf00      	nop
 800c9b0:	370c      	adds	r7, #12
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bc80      	pop	{r7}
 800c9b6:	4770      	bx	lr

0800c9b8 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b083      	sub	sp, #12
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	601a      	str	r2, [r3, #0]
}
 800c9cc:	bf00      	nop
 800c9ce:	370c      	adds	r7, #12
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bc80      	pop	{r7}
 800c9d4:	4770      	bx	lr

0800c9d6 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800c9d6:	b480      	push	{r7}
 800c9d8:	b083      	sub	sp, #12
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
 800c9de:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6a1a      	ldr	r2, [r3, #32]
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	431a      	orrs	r2, r3
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	621a      	str	r2, [r3, #32]
}
 800c9ec:	bf00      	nop
 800c9ee:	370c      	adds	r7, #12
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bc80      	pop	{r7}
 800c9f4:	4770      	bx	lr
	...

0800c9f8 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
 800ca00:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d01c      	beq.n	800ca42 <LL_TIM_OC_DisableFast+0x4a>
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	2b04      	cmp	r3, #4
 800ca0c:	d017      	beq.n	800ca3e <LL_TIM_OC_DisableFast+0x46>
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	2b10      	cmp	r3, #16
 800ca12:	d012      	beq.n	800ca3a <LL_TIM_OC_DisableFast+0x42>
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	2b40      	cmp	r3, #64	; 0x40
 800ca18:	d00d      	beq.n	800ca36 <LL_TIM_OC_DisableFast+0x3e>
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca20:	d007      	beq.n	800ca32 <LL_TIM_OC_DisableFast+0x3a>
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca28:	d101      	bne.n	800ca2e <LL_TIM_OC_DisableFast+0x36>
 800ca2a:	2305      	movs	r3, #5
 800ca2c:	e00a      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca2e:	2306      	movs	r3, #6
 800ca30:	e008      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca32:	2304      	movs	r3, #4
 800ca34:	e006      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca36:	2303      	movs	r3, #3
 800ca38:	e004      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca3a:	2302      	movs	r3, #2
 800ca3c:	e002      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca3e:	2301      	movs	r3, #1
 800ca40:	e000      	b.n	800ca44 <LL_TIM_OC_DisableFast+0x4c>
 800ca42:	2300      	movs	r3, #0
 800ca44:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	3318      	adds	r3, #24
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	7bfb      	ldrb	r3, [r7, #15]
 800ca4e:	4a0a      	ldr	r2, [pc, #40]	; (800ca78 <LL_TIM_OC_DisableFast+0x80>)
 800ca50:	5cd3      	ldrb	r3, [r2, r3]
 800ca52:	440b      	add	r3, r1
 800ca54:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	7bfb      	ldrb	r3, [r7, #15]
 800ca5c:	4907      	ldr	r1, [pc, #28]	; (800ca7c <LL_TIM_OC_DisableFast+0x84>)
 800ca5e:	5ccb      	ldrb	r3, [r1, r3]
 800ca60:	4619      	mov	r1, r3
 800ca62:	2304      	movs	r3, #4
 800ca64:	408b      	lsls	r3, r1
 800ca66:	43db      	mvns	r3, r3
 800ca68:	401a      	ands	r2, r3
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	601a      	str	r2, [r3, #0]

}
 800ca6e:	bf00      	nop
 800ca70:	3714      	adds	r7, #20
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bc80      	pop	{r7}
 800ca76:	4770      	bx	lr
 800ca78:	08015768 	.word	0x08015768
 800ca7c:	08015770 	.word	0x08015770

0800ca80 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800ca80:	b480      	push	{r7}
 800ca82:	b085      	sub	sp, #20
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d01c      	beq.n	800caca <LL_TIM_OC_EnablePreload+0x4a>
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	2b04      	cmp	r3, #4
 800ca94:	d017      	beq.n	800cac6 <LL_TIM_OC_EnablePreload+0x46>
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	2b10      	cmp	r3, #16
 800ca9a:	d012      	beq.n	800cac2 <LL_TIM_OC_EnablePreload+0x42>
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	2b40      	cmp	r3, #64	; 0x40
 800caa0:	d00d      	beq.n	800cabe <LL_TIM_OC_EnablePreload+0x3e>
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800caa8:	d007      	beq.n	800caba <LL_TIM_OC_EnablePreload+0x3a>
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cab0:	d101      	bne.n	800cab6 <LL_TIM_OC_EnablePreload+0x36>
 800cab2:	2305      	movs	r3, #5
 800cab4:	e00a      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800cab6:	2306      	movs	r3, #6
 800cab8:	e008      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800caba:	2304      	movs	r3, #4
 800cabc:	e006      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800cabe:	2303      	movs	r3, #3
 800cac0:	e004      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800cac2:	2302      	movs	r3, #2
 800cac4:	e002      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800cac6:	2301      	movs	r3, #1
 800cac8:	e000      	b.n	800cacc <LL_TIM_OC_EnablePreload+0x4c>
 800caca:	2300      	movs	r3, #0
 800cacc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	3318      	adds	r3, #24
 800cad2:	4619      	mov	r1, r3
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
 800cad6:	4a0a      	ldr	r2, [pc, #40]	; (800cb00 <LL_TIM_OC_EnablePreload+0x80>)
 800cad8:	5cd3      	ldrb	r3, [r2, r3]
 800cada:	440b      	add	r3, r1
 800cadc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	681a      	ldr	r2, [r3, #0]
 800cae2:	7bfb      	ldrb	r3, [r7, #15]
 800cae4:	4907      	ldr	r1, [pc, #28]	; (800cb04 <LL_TIM_OC_EnablePreload+0x84>)
 800cae6:	5ccb      	ldrb	r3, [r1, r3]
 800cae8:	4619      	mov	r1, r3
 800caea:	2308      	movs	r3, #8
 800caec:	408b      	lsls	r3, r1
 800caee:	431a      	orrs	r2, r3
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	601a      	str	r2, [r3, #0]
}
 800caf4:	bf00      	nop
 800caf6:	3714      	adds	r7, #20
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bc80      	pop	{r7}
 800cafc:	4770      	bx	lr
 800cafe:	bf00      	nop
 800cb00:	08015768 	.word	0x08015768
 800cb04:	08015770 	.word	0x08015770

0800cb08 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800cb08:	b480      	push	{r7}
 800cb0a:	b083      	sub	sp, #12
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
 800cb10:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	683a      	ldr	r2, [r7, #0]
 800cb16:	641a      	str	r2, [r3, #64]	; 0x40
}
 800cb18:	bf00      	nop
 800cb1a:	370c      	adds	r7, #12
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bc80      	pop	{r7}
 800cb20:	4770      	bx	lr

0800cb22 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800cb22:	b480      	push	{r7}
 800cb24:	b083      	sub	sp, #12
 800cb26:	af00      	add	r7, sp, #0
 800cb28:	6078      	str	r0, [r7, #4]
 800cb2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	689b      	ldr	r3, [r3, #8]
 800cb30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cb34:	f023 0307 	bic.w	r3, r3, #7
 800cb38:	683a      	ldr	r2, [r7, #0]
 800cb3a:	431a      	orrs	r2, r3
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	609a      	str	r2, [r3, #8]
}
 800cb40:	bf00      	nop
 800cb42:	370c      	adds	r7, #12
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bc80      	pop	{r7}
 800cb48:	4770      	bx	lr

0800cb4a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800cb4a:	b480      	push	{r7}
 800cb4c:	b083      	sub	sp, #12
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
 800cb52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	431a      	orrs	r2, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	605a      	str	r2, [r3, #4]
}
 800cb64:	bf00      	nop
 800cb66:	370c      	adds	r7, #12
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bc80      	pop	{r7}
 800cb6c:	4770      	bx	lr

0800cb6e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800cb6e:	b480      	push	{r7}
 800cb70:	b083      	sub	sp, #12
 800cb72:	af00      	add	r7, sp, #0
 800cb74:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	609a      	str	r2, [r3, #8]
}
 800cb82:	bf00      	nop
 800cb84:	370c      	adds	r7, #12
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bc80      	pop	{r7}
 800cb8a:	4770      	bx	lr

0800cb8c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f06f 0201 	mvn.w	r2, #1
 800cb9a:	611a      	str	r2, [r3, #16]
}
 800cb9c:	bf00      	nop
 800cb9e:	370c      	adds	r7, #12
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bc80      	pop	{r7}
 800cba4:	4770      	bx	lr

0800cba6 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800cba6:	b480      	push	{r7}
 800cba8:	b083      	sub	sp, #12
 800cbaa:	af00      	add	r7, sp, #0
 800cbac:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	68db      	ldr	r3, [r3, #12]
 800cbb2:	f043 0201 	orr.w	r2, r3, #1
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	60da      	str	r2, [r3, #12]
}
 800cbba:	bf00      	nop
 800cbbc:	370c      	adds	r7, #12
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	bc80      	pop	{r7}
 800cbc2:	4770      	bx	lr

0800cbc4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b083      	sub	sp, #12
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	0a1b      	lsrs	r3, r3, #8
 800cbd2:	b29a      	uxth	r2, r3
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	615a      	str	r2, [r3, #20]
}
 800cbd8:	bf00      	nop
 800cbda:	370c      	adds	r7, #12
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bc80      	pop	{r7}
 800cbe0:	4770      	bx	lr

0800cbe2 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800cbe2:	b480      	push	{r7}
 800cbe4:	b085      	sub	sp, #20
 800cbe6:	af00      	add	r7, sp, #0
 800cbe8:	6078      	str	r0, [r7, #4]
 800cbea:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	68db      	ldr	r3, [r3, #12]
 800cbf0:	60fb      	str	r3, [r7, #12]
  uint32_t pinmask = ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	0a1b      	lsrs	r3, r3, #8
 800cbf6:	b29b      	uxth	r3, r3
 800cbf8:	60bb      	str	r3, [r7, #8]
  WRITE_REG(GPIOx->BSRR, ((odr & pinmask) << 16u) | (~odr & pinmask));
 800cbfa:	68fa      	ldr	r2, [r7, #12]
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	4013      	ands	r3, r2
 800cc00:	041a      	lsls	r2, r3, #16
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	43d9      	mvns	r1, r3
 800cc06:	68bb      	ldr	r3, [r7, #8]
 800cc08:	400b      	ands	r3, r1
 800cc0a:	431a      	orrs	r2, r3
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	611a      	str	r2, [r3, #16]
}
 800cc10:	bf00      	nop
 800cc12:	3714      	adds	r7, #20
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bc80      	pop	{r7}
 800cc18:	4770      	bx	lr
	...

0800cc1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cc1c:	b590      	push	{r4, r7, lr}
 800cc1e:	b087      	sub	sp, #28
 800cc20:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cc22:	f000 fd49 	bl	800d6b8 <HAL_Init>
  //LL_DBGMCU_EnableDBGSleepMode();
  //LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_TIM3_STOP | LL_DBGMCU_APB1_GRP1_TIM4_STOP);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cc26:	f000 f8b3 	bl	800cd90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cc2a:	f000 fa77 	bl	800d11c <MX_GPIO_Init>
  MX_DMA_Init();
 800cc2e:	f000 fa5d 	bl	800d0ec <MX_DMA_Init>
  MX_SPI1_Init();
 800cc32:	f000 f92f 	bl	800ce94 <MX_SPI1_Init>
  MX_TIM3_Init();
 800cc36:	f000 f99f 	bl	800cf78 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 800cc3a:	f008 f895 	bl	8014d68 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 800cc3e:	f000 fa1b 	bl	800d078 <MX_TIM6_Init>
  MX_RTC_Init();
 800cc42:	f000 f905 	bl	800ce50 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  LL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800cc46:	4947      	ldr	r1, [pc, #284]	; (800cd64 <main+0x148>)
 800cc48:	4847      	ldr	r0, [pc, #284]	; (800cd68 <main+0x14c>)
 800cc4a:	f7ff ffca 	bl	800cbe2 <LL_GPIO_TogglePin>


  LL_TIM_EnableCounter(TIM3);
 800cc4e:	4847      	ldr	r0, [pc, #284]	; (800cd6c <main+0x150>)
 800cc50:	f7ff fea3 	bl	800c99a <LL_TIM_EnableCounter>
  LL_TIM_ClearFlag_UPDATE(TIM3);
 800cc54:	4845      	ldr	r0, [pc, #276]	; (800cd6c <main+0x150>)
 800cc56:	f7ff ff99 	bl	800cb8c <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableIT_UPDATE(TIM3);
 800cc5a:	4844      	ldr	r0, [pc, #272]	; (800cd6c <main+0x150>)
 800cc5c:	f7ff ffa3 	bl	800cba6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800cc60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800cc64:	4841      	ldr	r0, [pc, #260]	; (800cd6c <main+0x150>)
 800cc66:	f7ff feb6 	bl	800c9d6 <LL_TIM_CC_EnableChannel>
  LL_TIM_OC_SetCompareCH4(TIM3, 29000);//170 - 15001);
 800cc6a:	f247 1148 	movw	r1, #29000	; 0x7148
 800cc6e:	483f      	ldr	r0, [pc, #252]	; (800cd6c <main+0x150>)
 800cc70:	f7ff ff4a 	bl	800cb08 <LL_TIM_OC_SetCompareCH4>

	cpToLPBuffer();
 800cc74:	f000 fa7e 	bl	800d174 <cpToLPBuffer>
	  LP_buffer [4*i+3] = display_buffer[i][1];
  };
*/

  //LL_DMA_ConfigTransfer(DMAx, Channel, Configuration)
  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_3, (uint32_t)&LP_buffer[4],LL_SPI_DMA_GetRegAddr(SPI1) ,LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800cc78:	4c3d      	ldr	r4, [pc, #244]	; (800cd70 <main+0x154>)
 800cc7a:	483e      	ldr	r0, [pc, #248]	; (800cd74 <main+0x158>)
 800cc7c:	f7ff fe82 	bl	800c984 <LL_SPI_DMA_GetRegAddr>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2210      	movs	r2, #16
 800cc84:	9200      	str	r2, [sp, #0]
 800cc86:	4622      	mov	r2, r4
 800cc88:	2103      	movs	r1, #3
 800cc8a:	483b      	ldr	r0, [pc, #236]	; (800cd78 <main+0x15c>)
 800cc8c:	f7ff fc40 	bl	800c510 <LL_DMA_ConfigAddresses>

  //LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3, (uint32_t *)LP_buffer);
  //LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, 4);

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_3);
 800cc90:	2103      	movs	r1, #3
 800cc92:	4839      	ldr	r0, [pc, #228]	; (800cd78 <main+0x15c>)
 800cc94:	f7ff fc76 	bl	800c584 <LL_DMA_EnableIT_TC>
  LL_SPI_EnableDMAReq_TX(SPI1);
 800cc98:	4836      	ldr	r0, [pc, #216]	; (800cd74 <main+0x158>)
 800cc9a:	f7ff fe64 	bl	800c966 <LL_SPI_EnableDMAReq_TX>
  //LL_SPI_EnableIT_TXE(SPI1);

  LL_SPI_Enable(SPI1);
 800cc9e:	4835      	ldr	r0, [pc, #212]	; (800cd74 <main+0x158>)
 800cca0:	f7ff fe52 	bl	800c948 <LL_SPI_Enable>


  __NOP();
 800cca4:	bf00      	nop
  //uint8_t pos = font_8ptChrsDescr[4]->position;
  //uint8_t siz = symb_8s_siz(4);

  volatile uint32_t test;
//  test = '0' - font_8pt_info.stchar;
  test = test123->x;
 800cca6:	4b35      	ldr	r3, [pc, #212]	; (800cd7c <main+0x160>)
 800cca8:	781b      	ldrb	r3, [r3, #0]
 800ccaa:	b2db      	uxtb	r3, r3
 800ccac:	607b      	str	r3, [r7, #4]
  __NOP();
 800ccae:	bf00      	nop
//  test = font_8ptChrsDescr[4].position;
  test = font_8ptChrsDescr[4].size;
 800ccb0:	4b33      	ldr	r3, [pc, #204]	; (800cd80 <main+0x164>)
 800ccb2:	7a1b      	ldrb	r3, [r3, #8]
 800ccb4:	607b      	str	r3, [r7, #4]
  test = font_8ptChrsDescr[4].position;
 800ccb6:	4b32      	ldr	r3, [pc, #200]	; (800cd80 <main+0x164>)
 800ccb8:	7a5b      	ldrb	r3, [r3, #9]
 800ccba:	607b      	str	r3, [r7, #4]
  test = font_8pt_info.stchar;
 800ccbc:	4b31      	ldr	r3, [pc, #196]	; (800cd84 <main+0x168>)
 800ccbe:	785b      	ldrb	r3, [r3, #1]
 800ccc0:	607b      	str	r3, [r7, #4]
  test = font_8pt_info.endchar;
 800ccc2:	4b30      	ldr	r3, [pc, #192]	; (800cd84 <main+0x168>)
 800ccc4:	789b      	ldrb	r3, [r3, #2]
 800ccc6:	607b      	str	r3, [r7, #4]
  test = font_8pt_info.sp_width;
 800ccc8:	4b2e      	ldr	r3, [pc, #184]	; (800cd84 <main+0x168>)
 800ccca:	78db      	ldrb	r3, [r3, #3]
 800cccc:	607b      	str	r3, [r7, #4]
  test = font_8pt_info.height;
 800ccce:	4b2d      	ldr	r3, [pc, #180]	; (800cd84 <main+0x168>)
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	607b      	str	r3, [r7, #4]
  test = font_8ptBtmps[6];
 800ccd4:	4b2c      	ldr	r3, [pc, #176]	; (800cd88 <main+0x16c>)
 800ccd6:	799b      	ldrb	r3, [r3, #6]
 800ccd8:	607b      	str	r3, [r7, #4]


  uint8_t rpos = '9'-font_8pt_info.stchar;
 800ccda:	4b2a      	ldr	r3, [pc, #168]	; (800cd84 <main+0x168>)
 800ccdc:	785b      	ldrb	r3, [r3, #1]
 800ccde:	f1c3 0339 	rsb	r3, r3, #57	; 0x39
 800cce2:	73bb      	strb	r3, [r7, #14]
  uint8_t bpos = font_8ptChrsDescr[rpos].position;
 800cce4:	7bbb      	ldrb	r3, [r7, #14]
 800cce6:	4a26      	ldr	r2, [pc, #152]	; (800cd80 <main+0x164>)
 800cce8:	005b      	lsls	r3, r3, #1
 800ccea:	4413      	add	r3, r2
 800ccec:	785b      	ldrb	r3, [r3, #1]
 800ccee:	737b      	strb	r3, [r7, #13]
  uint8_t chw = font_8ptChrsDescr[rpos].size;
 800ccf0:	7bbb      	ldrb	r3, [r7, #14]
 800ccf2:	4a23      	ldr	r2, [pc, #140]	; (800cd80 <main+0x164>)
 800ccf4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ccf8:	733b      	strb	r3, [r7, #12]
  uint8_t rpos1 = ':'-font_8pt_info.stchar;
 800ccfa:	4b22      	ldr	r3, [pc, #136]	; (800cd84 <main+0x168>)
 800ccfc:	785b      	ldrb	r3, [r3, #1]
 800ccfe:	f1c3 033a 	rsb	r3, r3, #58	; 0x3a
 800cd02:	72fb      	strb	r3, [r7, #11]
  uint8_t bpos1 = font_8ptChrsDescr[rpos1].position;
 800cd04:	7afb      	ldrb	r3, [r7, #11]
 800cd06:	4a1e      	ldr	r2, [pc, #120]	; (800cd80 <main+0x164>)
 800cd08:	005b      	lsls	r3, r3, #1
 800cd0a:	4413      	add	r3, r2
 800cd0c:	785b      	ldrb	r3, [r3, #1]
 800cd0e:	72bb      	strb	r3, [r7, #10]


		  for (uint8_t i=0;i<8;i++){
 800cd10:	2300      	movs	r3, #0
 800cd12:	73fb      	strb	r3, [r7, #15]
 800cd14:	e01c      	b.n	800cd50 <main+0x134>
			  display_buffer[i][0] = (font_8ptBtmps[bpos+i]<<8) | (font_8ptBtmps[bpos1+i]<<(8-2-chw));
 800cd16:	7b7a      	ldrb	r2, [r7, #13]
 800cd18:	7bfb      	ldrb	r3, [r7, #15]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	4a1a      	ldr	r2, [pc, #104]	; (800cd88 <main+0x16c>)
 800cd1e:	5cd3      	ldrb	r3, [r2, r3]
 800cd20:	021b      	lsls	r3, r3, #8
 800cd22:	b21a      	sxth	r2, r3
 800cd24:	7ab9      	ldrb	r1, [r7, #10]
 800cd26:	7bfb      	ldrb	r3, [r7, #15]
 800cd28:	440b      	add	r3, r1
 800cd2a:	4917      	ldr	r1, [pc, #92]	; (800cd88 <main+0x16c>)
 800cd2c:	5ccb      	ldrb	r3, [r1, r3]
 800cd2e:	4619      	mov	r1, r3
 800cd30:	7b3b      	ldrb	r3, [r7, #12]
 800cd32:	f1c3 0306 	rsb	r3, r3, #6
 800cd36:	fa01 f303 	lsl.w	r3, r1, r3
 800cd3a:	b21b      	sxth	r3, r3
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	b21a      	sxth	r2, r3
 800cd40:	7bfb      	ldrb	r3, [r7, #15]
 800cd42:	b291      	uxth	r1, r2
 800cd44:	4a11      	ldr	r2, [pc, #68]	; (800cd8c <main+0x170>)
 800cd46:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		  for (uint8_t i=0;i<8;i++){
 800cd4a:	7bfb      	ldrb	r3, [r7, #15]
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	73fb      	strb	r3, [r7, #15]
 800cd50:	7bfb      	ldrb	r3, [r7, #15]
 800cd52:	2b07      	cmp	r3, #7
 800cd54:	d9df      	bls.n	800cd16 <main+0xfa>
		  }
  cpToLPBuffer();
 800cd56:	f000 fa0d 	bl	800d174 <cpToLPBuffer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __WFI();
 800cd5a:	bf30      	wfi
	  __NOP();
 800cd5c:	bf00      	nop
	  __NOP();
 800cd5e:	bf00      	nop
	  __WFI();
 800cd60:	e7fb      	b.n	800cd5a <main+0x13e>
 800cd62:	bf00      	nop
 800cd64:	04020002 	.word	0x04020002
 800cd68:	40010c00 	.word	0x40010c00
 800cd6c:	40000400 	.word	0x40000400
 800cd70:	20000150 	.word	0x20000150
 800cd74:	40013000 	.word	0x40013000
 800cd78:	40020000 	.word	0x40020000
 800cd7c:	20000000 	.word	0x20000000
 800cd80:	0801573c 	.word	0x0801573c
 800cd84:	0801575c 	.word	0x0801575c
 800cd88:	080156d4 	.word	0x080156d4
 800cd8c:	20000188 	.word	0x20000188

0800cd90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 800cd94:	2002      	movs	r0, #2
 800cd96:	f7ff fd8d 	bl	800c8b4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 800cd9a:	bf00      	nop
 800cd9c:	f7ff fd9e 	bl	800c8dc <LL_FLASH_GetLatency>
 800cda0:	4603      	mov	r3, r0
 800cda2:	2b02      	cmp	r3, #2
 800cda4:	d1fa      	bne.n	800cd9c <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 800cda6:	f7ff fc0b 	bl	800c5c0 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800cdaa:	bf00      	nop
 800cdac:	f7ff fc16 	bl	800c5dc <LL_RCC_HSE_IsReady>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d1fa      	bne.n	800cdac <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_LSI_Enable();
 800cdb6:	f7ff fc23 	bl	800c600 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 800cdba:	bf00      	nop
 800cdbc:	f7ff fc2e 	bl	800c61c <LL_RCC_LSI_IsReady>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d1fa      	bne.n	800cdbc <SystemClock_Config+0x2c>
  {

  }
  LL_PWR_EnableBkUpAccess();
 800cdc6:	f7ff fd95 	bl	800c8f4 <LL_PWR_EnableBkUpAccess>
  if(LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSI)
 800cdca:	f7ff fcbd 	bl	800c748 <LL_RCC_GetRTCClockSource>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdd4:	d007      	beq.n	800cde6 <SystemClock_Config+0x56>
  {
    LL_RCC_ForceBackupDomainReset();
 800cdd6:	f7ff fcd1 	bl	800c77c <LL_RCC_ForceBackupDomainReset>
    LL_RCC_ReleaseBackupDomainReset();
 800cdda:	f7ff fcdd 	bl	800c798 <LL_RCC_ReleaseBackupDomainReset>
    LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 800cdde:	f44f 7000 	mov.w	r0, #512	; 0x200
 800cde2:	f7ff fc9d 	bl	800c720 <LL_RCC_SetRTCClockSource>
  }
  LL_RCC_EnableRTC();
 800cde6:	f7ff fcbb 	bl	800c760 <LL_RCC_EnableRTC>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 800cdea:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800cdee:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800cdf2:	f7ff fcff 	bl	800c7f4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800cdf6:	f7ff fcdd 	bl	800c7b4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800cdfa:	bf00      	nop
 800cdfc:	f7ff fce8 	bl	800c7d0 <LL_RCC_PLL_IsReady>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d1fa      	bne.n	800cdfc <SystemClock_Config+0x6c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800ce06:	2000      	movs	r0, #0
 800ce08:	f7ff fc3a 	bl	800c680 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800ce0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800ce10:	f7ff fc4a 	bl	800c6a8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800ce14:	2000      	movs	r0, #0
 800ce16:	f7ff fc5b 	bl	800c6d0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800ce1a:	2002      	movs	r0, #2
 800ce1c:	f7ff fc10 	bl	800c640 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800ce20:	bf00      	nop
 800ce22:	f7ff fc21 	bl	800c668 <LL_RCC_GetSysClkSource>
 800ce26:	4603      	mov	r3, r0
 800ce28:	2b08      	cmp	r3, #8
 800ce2a:	d1fa      	bne.n	800ce22 <SystemClock_Config+0x92>
  {

  }
  LL_SetSystemCoreClock(72000000);
 800ce2c:	4807      	ldr	r0, [pc, #28]	; (800ce4c <SystemClock_Config+0xbc>)
 800ce2e:	f005 fce5 	bl	80127fc <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800ce32:	200f      	movs	r0, #15
 800ce34:	f000 fc56 	bl	800d6e4 <HAL_InitTick>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d001      	beq.n	800ce42 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800ce3e:	f000 f9db 	bl	800d1f8 <Error_Handler>
  }
  LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5);
 800ce42:	2000      	movs	r0, #0
 800ce44:	f7ff fc58 	bl	800c6f8 <LL_RCC_SetUSBClockSource>
}
 800ce48:	bf00      	nop
 800ce4a:	bd80      	pop	{r7, pc}
 800ce4c:	044aa200 	.word	0x044aa200

0800ce50 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 800ce56:	463b      	mov	r3, r7
 800ce58:	2200      	movs	r2, #0
 800ce5a:	601a      	str	r2, [r3, #0]
 800ce5c:	605a      	str	r2, [r3, #4]

    LL_PWR_EnableBkUpAccess();
 800ce5e:	f7ff fd49 	bl	800c8f4 <LL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_BKP);
 800ce62:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800ce66:	f7ff fcf5 	bl	800c854 <LL_APB1_GRP1_EnableClock>
  /* Peripheral clock enable */
  LL_RCC_EnableRTC();
 800ce6a:	f7ff fc79 	bl	800c760 <LL_RCC_EnableRTC>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC and set the Time and Date
  */
  RTC_InitStruct.AsynchPrescaler = 0xFFFFFFFFU;
 800ce6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ce72:	603b      	str	r3, [r7, #0]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800ce74:	463b      	mov	r3, r7
 800ce76:	4619      	mov	r1, r3
 800ce78:	4805      	ldr	r0, [pc, #20]	; (800ce90 <MX_RTC_Init+0x40>)
 800ce7a:	f002 fd0b 	bl	800f894 <LL_RTC_Init>
  LL_RTC_SetAsynchPrescaler(RTC, 0xFFFFFFFFU);
 800ce7e:	f04f 31ff 	mov.w	r1, #4294967295
 800ce82:	4803      	ldr	r0, [pc, #12]	; (800ce90 <MX_RTC_Init+0x40>)
 800ce84:	f7ff fd44 	bl	800c910 <LL_RTC_SetAsynchPrescaler>
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800ce88:	bf00      	nop
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}
 800ce90:	40002800 	.word	0x40002800

0800ce94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b090      	sub	sp, #64	; 0x40
 800ce98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800ce9a:	f107 0318 	add.w	r3, r7, #24
 800ce9e:	2228      	movs	r2, #40	; 0x28
 800cea0:	2100      	movs	r1, #0
 800cea2:	4618      	mov	r0, r3
 800cea4:	f008 fbbc 	bl	8015620 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cea8:	1d3b      	adds	r3, r7, #4
 800ceaa:	2200      	movs	r2, #0
 800ceac:	601a      	str	r2, [r3, #0]
 800ceae:	605a      	str	r2, [r3, #4]
 800ceb0:	609a      	str	r2, [r3, #8]
 800ceb2:	60da      	str	r2, [r3, #12]
 800ceb4:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800ceb6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ceba:	f7ff fce3 	bl	800c884 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800cebe:	2004      	movs	r0, #4
 800cec0:	f7ff fce0 	bl	800c884 <LL_APB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_7;
 800cec4:	f24a 03a0 	movw	r3, #41120	; 0xa0a0
 800cec8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800ceca:	2309      	movs	r3, #9
 800cecc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800cece:	2303      	movs	r3, #3
 800ced0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800ced2:	2300      	movs	r3, #0
 800ced4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ced6:	1d3b      	adds	r3, r7, #4
 800ced8:	4619      	mov	r1, r3
 800ceda:	4824      	ldr	r0, [pc, #144]	; (800cf6c <MX_SPI1_Init+0xd8>)
 800cedc:	f002 fba4 	bl	800f628 <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800cee0:	2210      	movs	r2, #16
 800cee2:	2103      	movs	r1, #3
 800cee4:	4822      	ldr	r0, [pc, #136]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cee6:	f7ff fa23 	bl	800c330 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800ceea:	2200      	movs	r2, #0
 800ceec:	2103      	movs	r1, #3
 800ceee:	4820      	ldr	r0, [pc, #128]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cef0:	f7ff faec 	bl	800c4cc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 800cef4:	2200      	movs	r2, #0
 800cef6:	2103      	movs	r1, #3
 800cef8:	481d      	ldr	r0, [pc, #116]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cefa:	f7ff fa3d 	bl	800c378 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 800cefe:	2200      	movs	r2, #0
 800cf00:	2103      	movs	r1, #3
 800cf02:	481b      	ldr	r0, [pc, #108]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cf04:	f7ff fa5a 	bl	800c3bc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 800cf08:	2280      	movs	r2, #128	; 0x80
 800cf0a:	2103      	movs	r1, #3
 800cf0c:	4818      	ldr	r0, [pc, #96]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cf0e:	f7ff fa77 	bl	800c400 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_HALFWORD);
 800cf12:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cf16:	2103      	movs	r1, #3
 800cf18:	4815      	ldr	r0, [pc, #84]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cf1a:	f7ff fa93 	bl	800c444 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_HALFWORD);
 800cf1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cf22:	2103      	movs	r1, #3
 800cf24:	4812      	ldr	r0, [pc, #72]	; (800cf70 <MX_SPI1_Init+0xdc>)
 800cf26:	f7ff faaf 	bl	800c488 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800cf2e:	f44f 7382 	mov.w	r3, #260	; 0x104
 800cf32:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_16BIT;
 800cf34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800cf38:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800cf42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf46:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 800cf48:	2310      	movs	r3, #16
 800cf4a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800cf50:	2300      	movs	r3, #0
 800cf52:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 800cf54:	230a      	movs	r3, #10
 800cf56:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800cf58:	f107 0318 	add.w	r3, r7, #24
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	4805      	ldr	r0, [pc, #20]	; (800cf74 <MX_SPI1_Init+0xe0>)
 800cf60:	f002 fd82 	bl	800fa68 <LL_SPI_Init>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800cf64:	bf00      	nop
 800cf66:	3740      	adds	r7, #64	; 0x40
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd80      	pop	{r7, pc}
 800cf6c:	40010800 	.word	0x40010800
 800cf70:	40020000 	.word	0x40020000
 800cf74:	40013000 	.word	0x40013000

0800cf78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b092      	sub	sp, #72	; 0x48
 800cf7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800cf7e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cf82:	2200      	movs	r2, #0
 800cf84:	601a      	str	r2, [r3, #0]
 800cf86:	605a      	str	r2, [r3, #4]
 800cf88:	609a      	str	r2, [r3, #8]
 800cf8a:	60da      	str	r2, [r3, #12]
 800cf8c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800cf8e:	f107 0314 	add.w	r3, r7, #20
 800cf92:	2220      	movs	r2, #32
 800cf94:	2100      	movs	r1, #0
 800cf96:	4618      	mov	r0, r3
 800cf98:	f008 fb42 	bl	8015620 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf9c:	463b      	mov	r3, r7
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	601a      	str	r2, [r3, #0]
 800cfa2:	605a      	str	r2, [r3, #4]
 800cfa4:	609a      	str	r2, [r3, #8]
 800cfa6:	60da      	str	r2, [r3, #12]
 800cfa8:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800cfaa:	2002      	movs	r0, #2
 800cfac:	f7ff fc52 	bl	800c854 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800cfb0:	f7ff f938 	bl	800c224 <__NVIC_GetPriorityGrouping>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	2100      	movs	r1, #0
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f7ff f986 	bl	800c2cc <NVIC_EncodePriority>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	4619      	mov	r1, r3
 800cfc4:	201d      	movs	r0, #29
 800cfc6:	f7ff f957 	bl	800c278 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800cfca:	201d      	movs	r0, #29
 800cfcc:	f7ff f938 	bl	800c240 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 30000-LL_TIM_IC_FILTER_FDIV1_N2;
 800cfd8:	4b24      	ldr	r3, [pc, #144]	; (800d06c <MX_TIM3_Init+0xf4>)
 800cfda:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	643b      	str	r3, [r7, #64]	; 0x40
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800cfe0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	4822      	ldr	r0, [pc, #136]	; (800d070 <MX_TIM3_Init+0xf8>)
 800cfe8:	f002 fdfa 	bl	800fbe0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 800cfec:	4820      	ldr	r0, [pc, #128]	; (800d070 <MX_TIM3_Init+0xf8>)
 800cfee:	f7ff fce3 	bl	800c9b8 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800cff2:	2100      	movs	r1, #0
 800cff4:	481e      	ldr	r0, [pc, #120]	; (800d070 <MX_TIM3_Init+0xf8>)
 800cff6:	f7ff fd94 	bl	800cb22 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800cffa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800cffe:	481c      	ldr	r0, [pc, #112]	; (800d070 <MX_TIM3_Init+0xf8>)
 800d000:	f7ff fd3e 	bl	800ca80 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800d004:	2360      	movs	r3, #96	; 0x60
 800d006:	617b      	str	r3, [r7, #20]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800d008:	2300      	movs	r3, #0
 800d00a:	61bb      	str	r3, [r7, #24]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800d00c:	2300      	movs	r3, #0
 800d00e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.CompareValue = 10000;
 800d010:	f242 7310 	movw	r3, #10000	; 0x2710
 800d014:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800d016:	2300      	movs	r3, #0
 800d018:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800d01a:	f107 0314 	add.w	r3, r7, #20
 800d01e:	461a      	mov	r2, r3
 800d020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d024:	4812      	ldr	r0, [pc, #72]	; (800d070 <MX_TIM3_Init+0xf8>)
 800d026:	f002 fe51 	bl	800fccc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 800d02a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d02e:	4810      	ldr	r0, [pc, #64]	; (800d070 <MX_TIM3_Init+0xf8>)
 800d030:	f7ff fce2 	bl	800c9f8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800d034:	2100      	movs	r1, #0
 800d036:	480e      	ldr	r0, [pc, #56]	; (800d070 <MX_TIM3_Init+0xf8>)
 800d038:	f7ff fd87 	bl	800cb4a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800d03c:	480c      	ldr	r0, [pc, #48]	; (800d070 <MX_TIM3_Init+0xf8>)
 800d03e:	f7ff fd96 	bl	800cb6e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800d042:	2008      	movs	r0, #8
 800d044:	f7ff fc1e 	bl	800c884 <LL_APB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB1   ------> TIM3_CH4
  */
  GPIO_InitStruct.Pin = LP_nOE_T3C4_Pin;
 800d048:	f240 2302 	movw	r3, #514	; 0x202
 800d04c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800d04e:	2309      	movs	r3, #9
 800d050:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800d052:	2302      	movs	r3, #2
 800d054:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800d056:	2300      	movs	r3, #0
 800d058:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(LP_nOE_T3C4_GPIO_Port, &GPIO_InitStruct);
 800d05a:	463b      	mov	r3, r7
 800d05c:	4619      	mov	r1, r3
 800d05e:	4805      	ldr	r0, [pc, #20]	; (800d074 <MX_TIM3_Init+0xfc>)
 800d060:	f002 fae2 	bl	800f628 <LL_GPIO_Init>

}
 800d064:	bf00      	nop
 800d066:	3748      	adds	r7, #72	; 0x48
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	fff07530 	.word	0xfff07530
 800d070:	40000400 	.word	0x40000400
 800d074:	40010c00 	.word	0x40010c00

0800d078 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b086      	sub	sp, #24
 800d07c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800d07e:	1d3b      	adds	r3, r7, #4
 800d080:	2200      	movs	r2, #0
 800d082:	601a      	str	r2, [r3, #0]
 800d084:	605a      	str	r2, [r3, #4]
 800d086:	609a      	str	r2, [r3, #8]
 800d088:	60da      	str	r2, [r3, #12]
 800d08a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 800d08c:	2010      	movs	r0, #16
 800d08e:	f7ff fbe1 	bl	800c854 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 800d092:	f7ff f8c7 	bl	800c224 <__NVIC_GetPriorityGrouping>
 800d096:	4603      	mov	r3, r0
 800d098:	2200      	movs	r2, #0
 800d09a:	2102      	movs	r1, #2
 800d09c:	4618      	mov	r0, r3
 800d09e:	f7ff f915 	bl	800c2cc <NVIC_EncodePriority>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	2036      	movs	r0, #54	; 0x36
 800d0a8:	f7ff f8e6 	bl	800c278 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_IRQn);
 800d0ac:	2036      	movs	r0, #54	; 0x36
 800d0ae:	f7ff f8c7 	bl	800c240 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 36000;
 800d0ba:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 800d0be:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800d0c0:	1d3b      	adds	r3, r7, #4
 800d0c2:	4619      	mov	r1, r3
 800d0c4:	4808      	ldr	r0, [pc, #32]	; (800d0e8 <MX_TIM6_Init+0x70>)
 800d0c6:	f002 fd8b 	bl	800fbe0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 800d0ca:	4807      	ldr	r0, [pc, #28]	; (800d0e8 <MX_TIM6_Init+0x70>)
 800d0cc:	f7ff fc74 	bl	800c9b8 <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 800d0d0:	2100      	movs	r1, #0
 800d0d2:	4805      	ldr	r0, [pc, #20]	; (800d0e8 <MX_TIM6_Init+0x70>)
 800d0d4:	f7ff fd39 	bl	800cb4a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 800d0d8:	4803      	ldr	r0, [pc, #12]	; (800d0e8 <MX_TIM6_Init+0x70>)
 800d0da:	f7ff fd48 	bl	800cb6e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800d0de:	bf00      	nop
 800d0e0:	3718      	adds	r7, #24
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	40001000 	.word	0x40001000

0800d0ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800d0f0:	2001      	movs	r0, #1
 800d0f2:	f7ff fb97 	bl	800c824 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800d0f6:	f7ff f895 	bl	800c224 <__NVIC_GetPriorityGrouping>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	2100      	movs	r1, #0
 800d100:	4618      	mov	r0, r3
 800d102:	f7ff f8e3 	bl	800c2cc <NVIC_EncodePriority>
 800d106:	4603      	mov	r3, r0
 800d108:	4619      	mov	r1, r3
 800d10a:	200d      	movs	r0, #13
 800d10c:	f7ff f8b4 	bl	800c278 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800d110:	200d      	movs	r0, #13
 800d112:	f7ff f895 	bl	800c240 <__NVIC_EnableIRQ>

}
 800d116:	bf00      	nop
 800d118:	bd80      	pop	{r7, pc}
	...

0800d11c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b086      	sub	sp, #24
 800d120:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d122:	1d3b      	adds	r3, r7, #4
 800d124:	2200      	movs	r2, #0
 800d126:	601a      	str	r2, [r3, #0]
 800d128:	605a      	str	r2, [r3, #4]
 800d12a:	609a      	str	r2, [r3, #8]
 800d12c:	60da      	str	r2, [r3, #12]
 800d12e:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 800d130:	2020      	movs	r0, #32
 800d132:	f7ff fba7 	bl	800c884 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800d136:	2004      	movs	r0, #4
 800d138:	f7ff fba4 	bl	800c884 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800d13c:	2008      	movs	r0, #8
 800d13e:	f7ff fba1 	bl	800c884 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LP_LE_Pin|LP_MUX_A_Pin|LP_MUX_B_Pin|LP_MUX_BB14_Pin
 800d142:	490a      	ldr	r1, [pc, #40]	; (800d16c <MX_GPIO_Init+0x50>)
 800d144:	480a      	ldr	r0, [pc, #40]	; (800d170 <MX_GPIO_Init+0x54>)
 800d146:	f7ff fd3d 	bl	800cbc4 <LL_GPIO_ResetOutputPin>
                          |LED_Pin);

  /**/
  GPIO_InitStruct.Pin = LP_LE_Pin|LP_MUX_A_Pin|LP_MUX_B_Pin|LP_MUX_BB14_Pin
 800d14a:	4b08      	ldr	r3, [pc, #32]	; (800d16c <MX_GPIO_Init+0x50>)
 800d14c:	607b      	str	r3, [r7, #4]
                          |LED_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800d14e:	2301      	movs	r3, #1
 800d150:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800d152:	2302      	movs	r3, #2
 800d154:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800d156:	2300      	movs	r3, #0
 800d158:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d15a:	1d3b      	adds	r3, r7, #4
 800d15c:	4619      	mov	r1, r3
 800d15e:	4804      	ldr	r0, [pc, #16]	; (800d170 <MX_GPIO_Init+0x54>)
 800d160:	f002 fa62 	bl	800f628 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800d164:	bf00      	nop
 800d166:	3718      	adds	r7, #24
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}
 800d16c:	04720173 	.word	0x04720173
 800d170:	40010c00 	.word	0x40010c00

0800d174 <cpToLPBuffer>:

/* USER CODE BEGIN 4 */
void cpToLPBuffer(void){
 800d174:	b480      	push	{r7}
 800d176:	b083      	sub	sp, #12
 800d178:	af00      	add	r7, sp, #0
  //update LP buffer
  //nthStr - 2*16 + (nth+8)Str - 2*16
  	for (uint8_t i=0;i<8;i++){
 800d17a:	2300      	movs	r3, #0
 800d17c:	71fb      	strb	r3, [r7, #7]
 800d17e:	e02e      	b.n	800d1de <cpToLPBuffer+0x6a>
	LP_buffer [4*i] = display_buffer[i+8][0];
 800d180:	79fb      	ldrb	r3, [r7, #7]
 800d182:	f103 0208 	add.w	r2, r3, #8
 800d186:	79fb      	ldrb	r3, [r7, #7]
 800d188:	009b      	lsls	r3, r3, #2
 800d18a:	4919      	ldr	r1, [pc, #100]	; (800d1f0 <cpToLPBuffer+0x7c>)
 800d18c:	f831 1022 	ldrh.w	r1, [r1, r2, lsl #2]
 800d190:	4a18      	ldr	r2, [pc, #96]	; (800d1f4 <cpToLPBuffer+0x80>)
 800d192:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	LP_buffer [4*i+1] = display_buffer[i+8][1];
 800d196:	79fb      	ldrb	r3, [r7, #7]
 800d198:	3308      	adds	r3, #8
 800d19a:	79fa      	ldrb	r2, [r7, #7]
 800d19c:	0092      	lsls	r2, r2, #2
 800d19e:	3201      	adds	r2, #1
 800d1a0:	4913      	ldr	r1, [pc, #76]	; (800d1f0 <cpToLPBuffer+0x7c>)
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	440b      	add	r3, r1
 800d1a6:	8859      	ldrh	r1, [r3, #2]
 800d1a8:	4b12      	ldr	r3, [pc, #72]	; (800d1f4 <cpToLPBuffer+0x80>)
 800d1aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	LP_buffer [4*i+2] = display_buffer[i][0];
 800d1ae:	79fa      	ldrb	r2, [r7, #7]
 800d1b0:	79fb      	ldrb	r3, [r7, #7]
 800d1b2:	009b      	lsls	r3, r3, #2
 800d1b4:	3302      	adds	r3, #2
 800d1b6:	490e      	ldr	r1, [pc, #56]	; (800d1f0 <cpToLPBuffer+0x7c>)
 800d1b8:	f831 1022 	ldrh.w	r1, [r1, r2, lsl #2]
 800d1bc:	4a0d      	ldr	r2, [pc, #52]	; (800d1f4 <cpToLPBuffer+0x80>)
 800d1be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	LP_buffer [4*i+3] = display_buffer[i][1];
 800d1c2:	79fb      	ldrb	r3, [r7, #7]
 800d1c4:	79fa      	ldrb	r2, [r7, #7]
 800d1c6:	0092      	lsls	r2, r2, #2
 800d1c8:	3203      	adds	r2, #3
 800d1ca:	4909      	ldr	r1, [pc, #36]	; (800d1f0 <cpToLPBuffer+0x7c>)
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	440b      	add	r3, r1
 800d1d0:	8859      	ldrh	r1, [r3, #2]
 800d1d2:	4b08      	ldr	r3, [pc, #32]	; (800d1f4 <cpToLPBuffer+0x80>)
 800d1d4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  	for (uint8_t i=0;i<8;i++){
 800d1d8:	79fb      	ldrb	r3, [r7, #7]
 800d1da:	3301      	adds	r3, #1
 800d1dc:	71fb      	strb	r3, [r7, #7]
 800d1de:	79fb      	ldrb	r3, [r7, #7]
 800d1e0:	2b07      	cmp	r3, #7
 800d1e2:	d9cd      	bls.n	800d180 <cpToLPBuffer+0xc>
  };
};
 800d1e4:	bf00      	nop
 800d1e6:	bf00      	nop
 800d1e8:	370c      	adds	r7, #12
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bc80      	pop	{r7}
 800d1ee:	4770      	bx	lr
 800d1f0:	20000188 	.word	0x20000188
 800d1f4:	20000148 	.word	0x20000148

0800d1f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d1fc:	b672      	cpsid	i
}
 800d1fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d200:	e7fe      	b.n	800d200 <Error_Handler+0x8>
	...

0800d204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d204:	b480      	push	{r7}
 800d206:	b085      	sub	sp, #20
 800d208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800d20a:	4b15      	ldr	r3, [pc, #84]	; (800d260 <HAL_MspInit+0x5c>)
 800d20c:	699b      	ldr	r3, [r3, #24]
 800d20e:	4a14      	ldr	r2, [pc, #80]	; (800d260 <HAL_MspInit+0x5c>)
 800d210:	f043 0301 	orr.w	r3, r3, #1
 800d214:	6193      	str	r3, [r2, #24]
 800d216:	4b12      	ldr	r3, [pc, #72]	; (800d260 <HAL_MspInit+0x5c>)
 800d218:	699b      	ldr	r3, [r3, #24]
 800d21a:	f003 0301 	and.w	r3, r3, #1
 800d21e:	60bb      	str	r3, [r7, #8]
 800d220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d222:	4b0f      	ldr	r3, [pc, #60]	; (800d260 <HAL_MspInit+0x5c>)
 800d224:	69db      	ldr	r3, [r3, #28]
 800d226:	4a0e      	ldr	r2, [pc, #56]	; (800d260 <HAL_MspInit+0x5c>)
 800d228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d22c:	61d3      	str	r3, [r2, #28]
 800d22e:	4b0c      	ldr	r3, [pc, #48]	; (800d260 <HAL_MspInit+0x5c>)
 800d230:	69db      	ldr	r3, [r3, #28]
 800d232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d236:	607b      	str	r3, [r7, #4]
 800d238:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800d23a:	4b0a      	ldr	r3, [pc, #40]	; (800d264 <HAL_MspInit+0x60>)
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	60fb      	str	r3, [r7, #12]
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800d246:	60fb      	str	r3, [r7, #12]
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d24e:	60fb      	str	r3, [r7, #12]
 800d250:	4a04      	ldr	r2, [pc, #16]	; (800d264 <HAL_MspInit+0x60>)
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d256:	bf00      	nop
 800d258:	3714      	adds	r7, #20
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bc80      	pop	{r7}
 800d25e:	4770      	bx	lr
 800d260:	40021000 	.word	0x40021000
 800d264:	40010000 	.word	0x40010000

0800d268 <LL_DMA_EnableChannel>:
{
 800d268:	b480      	push	{r7}
 800d26a:	b083      	sub	sp, #12
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	3b01      	subs	r3, #1
 800d276:	4a0a      	ldr	r2, [pc, #40]	; (800d2a0 <LL_DMA_EnableChannel+0x38>)
 800d278:	5cd3      	ldrb	r3, [r2, r3]
 800d27a:	461a      	mov	r2, r3
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	4413      	add	r3, r2
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	683a      	ldr	r2, [r7, #0]
 800d284:	3a01      	subs	r2, #1
 800d286:	4906      	ldr	r1, [pc, #24]	; (800d2a0 <LL_DMA_EnableChannel+0x38>)
 800d288:	5c8a      	ldrb	r2, [r1, r2]
 800d28a:	4611      	mov	r1, r2
 800d28c:	687a      	ldr	r2, [r7, #4]
 800d28e:	440a      	add	r2, r1
 800d290:	f043 0301 	orr.w	r3, r3, #1
 800d294:	6013      	str	r3, [r2, #0]
}
 800d296:	bf00      	nop
 800d298:	370c      	adds	r7, #12
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bc80      	pop	{r7}
 800d29e:	4770      	bx	lr
 800d2a0:	08015778 	.word	0x08015778

0800d2a4 <LL_DMA_DisableChannel>:
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b083      	sub	sp, #12
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	3b01      	subs	r3, #1
 800d2b2:	4a0a      	ldr	r2, [pc, #40]	; (800d2dc <LL_DMA_DisableChannel+0x38>)
 800d2b4:	5cd3      	ldrb	r3, [r2, r3]
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	683a      	ldr	r2, [r7, #0]
 800d2c0:	3a01      	subs	r2, #1
 800d2c2:	4906      	ldr	r1, [pc, #24]	; (800d2dc <LL_DMA_DisableChannel+0x38>)
 800d2c4:	5c8a      	ldrb	r2, [r1, r2]
 800d2c6:	4611      	mov	r1, r2
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	440a      	add	r2, r1
 800d2cc:	f023 0301 	bic.w	r3, r3, #1
 800d2d0:	6013      	str	r3, [r2, #0]
}
 800d2d2:	bf00      	nop
 800d2d4:	370c      	adds	r7, #12
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bc80      	pop	{r7}
 800d2da:	4770      	bx	lr
 800d2dc:	08015778 	.word	0x08015778

0800d2e0 <LL_DMA_SetDataLength>:
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b085      	sub	sp, #20
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	3b01      	subs	r3, #1
 800d2f0:	4a0b      	ldr	r2, [pc, #44]	; (800d320 <LL_DMA_SetDataLength+0x40>)
 800d2f2:	5cd3      	ldrb	r3, [r2, r3]
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	4413      	add	r3, r2
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	0c1b      	lsrs	r3, r3, #16
 800d2fe:	041b      	lsls	r3, r3, #16
 800d300:	68ba      	ldr	r2, [r7, #8]
 800d302:	3a01      	subs	r2, #1
 800d304:	4906      	ldr	r1, [pc, #24]	; (800d320 <LL_DMA_SetDataLength+0x40>)
 800d306:	5c8a      	ldrb	r2, [r1, r2]
 800d308:	4611      	mov	r1, r2
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	440a      	add	r2, r1
 800d30e:	4611      	mov	r1, r2
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	4313      	orrs	r3, r2
 800d314:	604b      	str	r3, [r1, #4]
}
 800d316:	bf00      	nop
 800d318:	3714      	adds	r7, #20
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bc80      	pop	{r7}
 800d31e:	4770      	bx	lr
 800d320:	08015778 	.word	0x08015778

0800d324 <LL_DMA_ConfigAddresses>:
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
 800d330:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800d332:	69bb      	ldr	r3, [r7, #24]
 800d334:	2b10      	cmp	r3, #16
 800d336:	d114      	bne.n	800d362 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	3b01      	subs	r3, #1
 800d33c:	4a15      	ldr	r2, [pc, #84]	; (800d394 <LL_DMA_ConfigAddresses+0x70>)
 800d33e:	5cd3      	ldrb	r3, [r2, r3]
 800d340:	461a      	mov	r2, r3
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	4413      	add	r3, r2
 800d346:	461a      	mov	r2, r3
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	3b01      	subs	r3, #1
 800d350:	4a10      	ldr	r2, [pc, #64]	; (800d394 <LL_DMA_ConfigAddresses+0x70>)
 800d352:	5cd3      	ldrb	r3, [r2, r3]
 800d354:	461a      	mov	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	4413      	add	r3, r2
 800d35a:	461a      	mov	r2, r3
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	6093      	str	r3, [r2, #8]
}
 800d360:	e013      	b.n	800d38a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	3b01      	subs	r3, #1
 800d366:	4a0b      	ldr	r2, [pc, #44]	; (800d394 <LL_DMA_ConfigAddresses+0x70>)
 800d368:	5cd3      	ldrb	r3, [r2, r3]
 800d36a:	461a      	mov	r2, r3
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	4413      	add	r3, r2
 800d370:	461a      	mov	r2, r3
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	3b01      	subs	r3, #1
 800d37a:	4a06      	ldr	r2, [pc, #24]	; (800d394 <LL_DMA_ConfigAddresses+0x70>)
 800d37c:	5cd3      	ldrb	r3, [r2, r3]
 800d37e:	461a      	mov	r2, r3
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	4413      	add	r3, r2
 800d384:	461a      	mov	r2, r3
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	60d3      	str	r3, [r2, #12]
}
 800d38a:	bf00      	nop
 800d38c:	3714      	adds	r7, #20
 800d38e:	46bd      	mov	sp, r7
 800d390:	bc80      	pop	{r7}
 800d392:	4770      	bx	lr
 800d394:	08015778 	.word	0x08015778

0800d398 <LL_DMA_IsActiveFlag_TC3>:
{
 800d398:	b480      	push	{r7}
 800d39a:	b083      	sub	sp, #12
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3));
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d3a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3ac:	bf0c      	ite	eq
 800d3ae:	2301      	moveq	r3, #1
 800d3b0:	2300      	movne	r3, #0
 800d3b2:	b2db      	uxtb	r3, r3
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bc80      	pop	{r7}
 800d3bc:	4770      	bx	lr

0800d3be <LL_DMA_ClearFlag_TC3>:
{
 800d3be:	b480      	push	{r7}
 800d3c0:	b083      	sub	sp, #12
 800d3c2:	af00      	add	r7, sp, #0
 800d3c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d3cc:	605a      	str	r2, [r3, #4]
}
 800d3ce:	bf00      	nop
 800d3d0:	370c      	adds	r7, #12
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bc80      	pop	{r7}
 800d3d6:	4770      	bx	lr

0800d3d8 <LL_SPI_IsActiveFlag_BSY>:
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b083      	sub	sp, #12
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	689b      	ldr	r3, [r3, #8]
 800d3e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3e8:	2b80      	cmp	r3, #128	; 0x80
 800d3ea:	d101      	bne.n	800d3f0 <LL_SPI_IsActiveFlag_BSY+0x18>
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	e000      	b.n	800d3f2 <LL_SPI_IsActiveFlag_BSY+0x1a>
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	370c      	adds	r7, #12
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bc80      	pop	{r7}
 800d3fa:	4770      	bx	lr

0800d3fc <LL_SPI_DMA_GetRegAddr>:
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	330c      	adds	r3, #12
}
 800d408:	4618      	mov	r0, r3
 800d40a:	370c      	adds	r7, #12
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bc80      	pop	{r7}
 800d410:	4770      	bx	lr

0800d412 <LL_TIM_ClearFlag_UPDATE>:
{
 800d412:	b480      	push	{r7}
 800d414:	b083      	sub	sp, #12
 800d416:	af00      	add	r7, sp, #0
 800d418:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f06f 0201 	mvn.w	r2, #1
 800d420:	611a      	str	r2, [r3, #16]
}
 800d422:	bf00      	nop
 800d424:	370c      	adds	r7, #12
 800d426:	46bd      	mov	sp, r7
 800d428:	bc80      	pop	{r7}
 800d42a:	4770      	bx	lr

0800d42c <LL_TIM_IsActiveFlag_UPDATE>:
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	691b      	ldr	r3, [r3, #16]
 800d438:	f003 0301 	and.w	r3, r3, #1
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d101      	bne.n	800d444 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800d440:	2301      	movs	r3, #1
 800d442:	e000      	b.n	800d446 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800d444:	2300      	movs	r3, #0
}
 800d446:	4618      	mov	r0, r3
 800d448:	370c      	adds	r7, #12
 800d44a:	46bd      	mov	sp, r7
 800d44c:	bc80      	pop	{r7}
 800d44e:	4770      	bx	lr

0800d450 <LL_TIM_ClearFlag_CC4>:
{
 800d450:	b480      	push	{r7}
 800d452:	b083      	sub	sp, #12
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f06f 0210 	mvn.w	r2, #16
 800d45e:	611a      	str	r2, [r3, #16]
}
 800d460:	bf00      	nop
 800d462:	370c      	adds	r7, #12
 800d464:	46bd      	mov	sp, r7
 800d466:	bc80      	pop	{r7}
 800d468:	4770      	bx	lr

0800d46a <LL_TIM_IsActiveFlag_CC4>:
{
 800d46a:	b480      	push	{r7}
 800d46c:	b083      	sub	sp, #12
 800d46e:	af00      	add	r7, sp, #0
 800d470:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	691b      	ldr	r3, [r3, #16]
 800d476:	f003 0310 	and.w	r3, r3, #16
 800d47a:	2b10      	cmp	r3, #16
 800d47c:	d101      	bne.n	800d482 <LL_TIM_IsActiveFlag_CC4+0x18>
 800d47e:	2301      	movs	r3, #1
 800d480:	e000      	b.n	800d484 <LL_TIM_IsActiveFlag_CC4+0x1a>
 800d482:	2300      	movs	r3, #0
}
 800d484:	4618      	mov	r0, r3
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	bc80      	pop	{r7}
 800d48c:	4770      	bx	lr

0800d48e <LL_GPIO_SetOutputPin>:
{
 800d48e:	b480      	push	{r7}
 800d490:	b083      	sub	sp, #12
 800d492:	af00      	add	r7, sp, #0
 800d494:	6078      	str	r0, [r7, #4]
 800d496:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	0a1b      	lsrs	r3, r3, #8
 800d49c:	b29a      	uxth	r2, r3
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	611a      	str	r2, [r3, #16]
}
 800d4a2:	bf00      	nop
 800d4a4:	370c      	adds	r7, #12
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bc80      	pop	{r7}
 800d4aa:	4770      	bx	lr

0800d4ac <LL_GPIO_ResetOutputPin>:
{
 800d4ac:	b480      	push	{r7}
 800d4ae:	b083      	sub	sp, #12
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	6078      	str	r0, [r7, #4]
 800d4b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	0a1b      	lsrs	r3, r3, #8
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	615a      	str	r2, [r3, #20]
}
 800d4c0:	bf00      	nop
 800d4c2:	370c      	adds	r7, #12
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bc80      	pop	{r7}
 800d4c8:	4770      	bx	lr

0800d4ca <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d4ca:	b480      	push	{r7}
 800d4cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800d4ce:	e7fe      	b.n	800d4ce <NMI_Handler+0x4>

0800d4d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d4d4:	e7fe      	b.n	800d4d4 <HardFault_Handler+0x4>

0800d4d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d4d6:	b480      	push	{r7}
 800d4d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d4da:	e7fe      	b.n	800d4da <MemManage_Handler+0x4>

0800d4dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d4e0:	e7fe      	b.n	800d4e0 <BusFault_Handler+0x4>

0800d4e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d4e2:	b480      	push	{r7}
 800d4e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d4e6:	e7fe      	b.n	800d4e6 <UsageFault_Handler+0x4>

0800d4e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d4ec:	bf00      	nop
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bc80      	pop	{r7}
 800d4f2:	4770      	bx	lr

0800d4f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d4f8:	bf00      	nop
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bc80      	pop	{r7}
 800d4fe:	4770      	bx	lr

0800d500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d500:	b480      	push	{r7}
 800d502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d504:	bf00      	nop
 800d506:	46bd      	mov	sp, r7
 800d508:	bc80      	pop	{r7}
 800d50a:	4770      	bx	lr

0800d50c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d510:	f000 f918 	bl	800d744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d514:	bf00      	nop
 800d516:	bd80      	pop	{r7, pc}

0800d518 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1)){
 800d51c:	480a      	ldr	r0, [pc, #40]	; (800d548 <DMA1_Channel3_IRQHandler+0x30>)
 800d51e:	f7ff ff3b 	bl	800d398 <LL_DMA_IsActiveFlag_TC3>
 800d522:	4603      	mov	r3, r0
 800d524:	2b00      	cmp	r3, #0
 800d526:	d00c      	beq.n	800d542 <DMA1_Channel3_IRQHandler+0x2a>
		LL_DMA_ClearFlag_TC3(DMA1);
 800d528:	4807      	ldr	r0, [pc, #28]	; (800d548 <DMA1_Channel3_IRQHandler+0x30>)
 800d52a:	f7ff ff48 	bl	800d3be <LL_DMA_ClearFlag_TC3>
		  while(LL_SPI_IsActiveFlag_BSY(SPI1));
 800d52e:	bf00      	nop
 800d530:	4806      	ldr	r0, [pc, #24]	; (800d54c <DMA1_Channel3_IRQHandler+0x34>)
 800d532:	f7ff ff51 	bl	800d3d8 <LL_SPI_IsActiveFlag_BSY>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d1f9      	bne.n	800d530 <DMA1_Channel3_IRQHandler+0x18>
		  LP_lock = 0;
 800d53c:	4b04      	ldr	r3, [pc, #16]	; (800d550 <DMA1_Channel3_IRQHandler+0x38>)
 800d53e:	2200      	movs	r2, #0
 800d540:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800d542:	bf00      	nop
 800d544:	bd80      	pop	{r7, pc}
 800d546:	bf00      	nop
 800d548:	40020000 	.word	0x40020000
 800d54c:	40013000 	.word	0x40013000
 800d550:	20000145 	.word	0x20000145

0800d554 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800d558:	4802      	ldr	r0, [pc, #8]	; (800d564 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800d55a:	f000 fb37 	bl	800dbcc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800d55e:	bf00      	nop
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	20000694 	.word	0x20000694

0800d568 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800d568:	b590      	push	{r4, r7, lr}
 800d56a:	b083      	sub	sp, #12
 800d56c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3)){
 800d56e:	482d      	ldr	r0, [pc, #180]	; (800d624 <TIM3_IRQHandler+0xbc>)
 800d570:	f7ff ff5c 	bl	800d42c <LL_TIM_IsActiveFlag_UPDATE>
 800d574:	4603      	mov	r3, r0
 800d576:	2b00      	cmp	r3, #0
 800d578:	d046      	beq.n	800d608 <TIM3_IRQHandler+0xa0>

		LL_GPIO_SetOutputPin(LP_LE_GPIO_Port, LP_LE_Pin);
 800d57a:	f240 1101 	movw	r1, #257	; 0x101
 800d57e:	482a      	ldr	r0, [pc, #168]	; (800d628 <TIM3_IRQHandler+0xc0>)
 800d580:	f7ff ff85 	bl	800d48e <LL_GPIO_SetOutputPin>

		//LL_TIM_OC_SetMode(TIM3, LL_TIM_CHANNEL_CH4, LL_TIM_OCMODE_INACTIVE);
		GPIOB->BSRR = (str_cnt << 12u) | ((0x7-str_cnt) << (12u+16u));
 800d584:	4b29      	ldr	r3, [pc, #164]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	031a      	lsls	r2, r3, #12
 800d58a:	4b28      	ldr	r3, [pc, #160]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	f1c3 0307 	rsb	r3, r3, #7
 800d592:	071b      	lsls	r3, r3, #28
 800d594:	431a      	orrs	r2, r3
 800d596:	4b24      	ldr	r3, [pc, #144]	; (800d628 <TIM3_IRQHandler+0xc0>)
 800d598:	611a      	str	r2, [r3, #16]

		LL_TIM_ClearFlag_UPDATE(TIM3);
 800d59a:	4822      	ldr	r0, [pc, #136]	; (800d624 <TIM3_IRQHandler+0xbc>)
 800d59c:	f7ff ff39 	bl	800d412 <LL_TIM_ClearFlag_UPDATE>

		LL_GPIO_ResetOutputPin(LP_LE_GPIO_Port, LP_LE_Pin);
 800d5a0:	f240 1101 	movw	r1, #257	; 0x101
 800d5a4:	4820      	ldr	r0, [pc, #128]	; (800d628 <TIM3_IRQHandler+0xc0>)
 800d5a6:	f7ff ff81 	bl	800d4ac <LL_GPIO_ResetOutputPin>

		str_cnt++;
 800d5aa:	4b20      	ldr	r3, [pc, #128]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d5ac:	781b      	ldrb	r3, [r3, #0]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	b2da      	uxtb	r2, r3
 800d5b2:	4b1e      	ldr	r3, [pc, #120]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d5b4:	701a      	strb	r2, [r3, #0]
		if (str_cnt >7) str_cnt = 0;
 800d5b6:	4b1d      	ldr	r3, [pc, #116]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	2b07      	cmp	r3, #7
 800d5bc:	d902      	bls.n	800d5c4 <TIM3_IRQHandler+0x5c>
 800d5be:	4b1b      	ldr	r3, [pc, #108]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	701a      	strb	r2, [r3, #0]
		LP_lock = 1;
 800d5c4:	4b1a      	ldr	r3, [pc, #104]	; (800d630 <TIM3_IRQHandler+0xc8>)
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	701a      	strb	r2, [r3, #0]
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_3);
 800d5ca:	2103      	movs	r1, #3
 800d5cc:	4819      	ldr	r0, [pc, #100]	; (800d634 <TIM3_IRQHandler+0xcc>)
 800d5ce:	f7ff fe69 	bl	800d2a4 <LL_DMA_DisableChannel>
		LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_3, (uint32_t)&LP_buffer[4*str_cnt],LL_SPI_DMA_GetRegAddr(SPI1) ,LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800d5d2:	4b16      	ldr	r3, [pc, #88]	; (800d62c <TIM3_IRQHandler+0xc4>)
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	009b      	lsls	r3, r3, #2
 800d5d8:	005b      	lsls	r3, r3, #1
 800d5da:	4a17      	ldr	r2, [pc, #92]	; (800d638 <TIM3_IRQHandler+0xd0>)
 800d5dc:	4413      	add	r3, r2
 800d5de:	461c      	mov	r4, r3
 800d5e0:	4816      	ldr	r0, [pc, #88]	; (800d63c <TIM3_IRQHandler+0xd4>)
 800d5e2:	f7ff ff0b 	bl	800d3fc <LL_SPI_DMA_GetRegAddr>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	2210      	movs	r2, #16
 800d5ea:	9200      	str	r2, [sp, #0]
 800d5ec:	4622      	mov	r2, r4
 800d5ee:	2103      	movs	r1, #3
 800d5f0:	4810      	ldr	r0, [pc, #64]	; (800d634 <TIM3_IRQHandler+0xcc>)
 800d5f2:	f7ff fe97 	bl	800d324 <LL_DMA_ConfigAddresses>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, 4);
 800d5f6:	2204      	movs	r2, #4
 800d5f8:	2103      	movs	r1, #3
 800d5fa:	480e      	ldr	r0, [pc, #56]	; (800d634 <TIM3_IRQHandler+0xcc>)
 800d5fc:	f7ff fe70 	bl	800d2e0 <LL_DMA_SetDataLength>
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3);
 800d600:	2103      	movs	r1, #3
 800d602:	480c      	ldr	r0, [pc, #48]	; (800d634 <TIM3_IRQHandler+0xcc>)
 800d604:	f7ff fe30 	bl	800d268 <LL_DMA_EnableChannel>




	};
	if(LL_TIM_IsActiveFlag_CC4(TIM4)){
 800d608:	480d      	ldr	r0, [pc, #52]	; (800d640 <TIM3_IRQHandler+0xd8>)
 800d60a:	f7ff ff2e 	bl	800d46a <LL_TIM_IsActiveFlag_CC4>
 800d60e:	4603      	mov	r3, r0
 800d610:	2b00      	cmp	r3, #0
 800d612:	d002      	beq.n	800d61a <TIM3_IRQHandler+0xb2>
		LL_TIM_ClearFlag_CC4(TIM3);
 800d614:	4803      	ldr	r0, [pc, #12]	; (800d624 <TIM3_IRQHandler+0xbc>)
 800d616:	f7ff ff1b 	bl	800d450 <LL_TIM_ClearFlag_CC4>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800d61a:	bf00      	nop
 800d61c:	3704      	adds	r7, #4
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd90      	pop	{r4, r7, pc}
 800d622:	bf00      	nop
 800d624:	40000400 	.word	0x40000400
 800d628:	40010c00 	.word	0x40010c00
 800d62c:	20000144 	.word	0x20000144
 800d630:	20000145 	.word	0x20000145
 800d634:	40020000 	.word	0x40020000
 800d638:	20000148 	.word	0x20000148
 800d63c:	40013000 	.word	0x40013000
 800d640:	40000800 	.word	0x40000800

0800d644 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800d644:	b480      	push	{r7}
 800d646:	af00      	add	r7, sp, #0

  /* USER CODE END TIM6_IRQn 0 */
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800d648:	bf00      	nop
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bc80      	pop	{r7}
 800d64e:	4770      	bx	lr

0800d650 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800d650:	b480      	push	{r7}
 800d652:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 800d654:	4b03      	ldr	r3, [pc, #12]	; (800d664 <SystemInit+0x14>)
 800d656:	4a04      	ldr	r2, [pc, #16]	; (800d668 <SystemInit+0x18>)
 800d658:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800d65a:	bf00      	nop
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bc80      	pop	{r7}
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop
 800d664:	e000ed00 	.word	0xe000ed00
 800d668:	0800c000 	.word	0x0800c000

0800d66c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800d66c:	f7ff fff0 	bl	800d650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800d670:	480b      	ldr	r0, [pc, #44]	; (800d6a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800d672:	490c      	ldr	r1, [pc, #48]	; (800d6a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800d674:	4a0c      	ldr	r2, [pc, #48]	; (800d6a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 800d676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d678:	e002      	b.n	800d680 <LoopCopyDataInit>

0800d67a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d67a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d67c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d67e:	3304      	adds	r3, #4

0800d680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d684:	d3f9      	bcc.n	800d67a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d686:	4a09      	ldr	r2, [pc, #36]	; (800d6ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800d688:	4c09      	ldr	r4, [pc, #36]	; (800d6b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800d68a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d68c:	e001      	b.n	800d692 <LoopFillZerobss>

0800d68e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d68e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d690:	3204      	adds	r2, #4

0800d692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d694:	d3fb      	bcc.n	800d68e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800d696:	f007 ffcb 	bl	8015630 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800d69a:	f7ff fabf 	bl	800cc1c <main>
  bx lr
 800d69e:	4770      	bx	lr
  ldr r0, =_sdata
 800d6a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d6a4:	20000128 	.word	0x20000128
  ldr r2, =_sidata
 800d6a8:	080157c4 	.word	0x080157c4
  ldr r2, =_sbss
 800d6ac:	20000128 	.word	0x20000128
  ldr r4, =_ebss
 800d6b0:	20000bf4 	.word	0x20000bf4

0800d6b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800d6b4:	e7fe      	b.n	800d6b4 <ADC1_2_IRQHandler>
	...

0800d6b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d6bc:	4b08      	ldr	r3, [pc, #32]	; (800d6e0 <HAL_Init+0x28>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	4a07      	ldr	r2, [pc, #28]	; (800d6e0 <HAL_Init+0x28>)
 800d6c2:	f043 0310 	orr.w	r3, r3, #16
 800d6c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d6c8:	2003      	movs	r0, #3
 800d6ca:	f000 f919 	bl	800d900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d6ce:	200f      	movs	r0, #15
 800d6d0:	f000 f808 	bl	800d6e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800d6d4:	f7ff fd96 	bl	800d204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d6d8:	2300      	movs	r3, #0
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	bd80      	pop	{r7, pc}
 800d6de:	bf00      	nop
 800d6e0:	40022000 	.word	0x40022000

0800d6e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800d6ec:	4b12      	ldr	r3, [pc, #72]	; (800d738 <HAL_InitTick+0x54>)
 800d6ee:	681a      	ldr	r2, [r3, #0]
 800d6f0:	4b12      	ldr	r3, [pc, #72]	; (800d73c <HAL_InitTick+0x58>)
 800d6f2:	781b      	ldrb	r3, [r3, #0]
 800d6f4:	4619      	mov	r1, r3
 800d6f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d6fa:	fbb3 f3f1 	udiv	r3, r3, r1
 800d6fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800d702:	4618      	mov	r0, r3
 800d704:	f000 f931 	bl	800d96a <HAL_SYSTICK_Config>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d001      	beq.n	800d712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800d70e:	2301      	movs	r3, #1
 800d710:	e00e      	b.n	800d730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	2b0f      	cmp	r3, #15
 800d716:	d80a      	bhi.n	800d72e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d718:	2200      	movs	r2, #0
 800d71a:	6879      	ldr	r1, [r7, #4]
 800d71c:	f04f 30ff 	mov.w	r0, #4294967295
 800d720:	f000 f8f9 	bl	800d916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d724:	4a06      	ldr	r2, [pc, #24]	; (800d740 <HAL_InitTick+0x5c>)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d72a:	2300      	movs	r3, #0
 800d72c:	e000      	b.n	800d730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800d72e:	2301      	movs	r3, #1
}
 800d730:	4618      	mov	r0, r3
 800d732:	3708      	adds	r7, #8
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}
 800d738:	20000008 	.word	0x20000008
 800d73c:	20000010 	.word	0x20000010
 800d740:	2000000c 	.word	0x2000000c

0800d744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d744:	b480      	push	{r7}
 800d746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800d748:	4b05      	ldr	r3, [pc, #20]	; (800d760 <HAL_IncTick+0x1c>)
 800d74a:	781b      	ldrb	r3, [r3, #0]
 800d74c:	461a      	mov	r2, r3
 800d74e:	4b05      	ldr	r3, [pc, #20]	; (800d764 <HAL_IncTick+0x20>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4413      	add	r3, r2
 800d754:	4a03      	ldr	r2, [pc, #12]	; (800d764 <HAL_IncTick+0x20>)
 800d756:	6013      	str	r3, [r2, #0]
}
 800d758:	bf00      	nop
 800d75a:	46bd      	mov	sp, r7
 800d75c:	bc80      	pop	{r7}
 800d75e:	4770      	bx	lr
 800d760:	20000010 	.word	0x20000010
 800d764:	200001c8 	.word	0x200001c8

0800d768 <__NVIC_SetPriorityGrouping>:
{
 800d768:	b480      	push	{r7}
 800d76a:	b085      	sub	sp, #20
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f003 0307 	and.w	r3, r3, #7
 800d776:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d778:	4b0c      	ldr	r3, [pc, #48]	; (800d7ac <__NVIC_SetPriorityGrouping+0x44>)
 800d77a:	68db      	ldr	r3, [r3, #12]
 800d77c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d77e:	68ba      	ldr	r2, [r7, #8]
 800d780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800d784:	4013      	ands	r3, r2
 800d786:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800d794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d79a:	4a04      	ldr	r2, [pc, #16]	; (800d7ac <__NVIC_SetPriorityGrouping+0x44>)
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	60d3      	str	r3, [r2, #12]
}
 800d7a0:	bf00      	nop
 800d7a2:	3714      	adds	r7, #20
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bc80      	pop	{r7}
 800d7a8:	4770      	bx	lr
 800d7aa:	bf00      	nop
 800d7ac:	e000ed00 	.word	0xe000ed00

0800d7b0 <__NVIC_GetPriorityGrouping>:
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d7b4:	4b04      	ldr	r3, [pc, #16]	; (800d7c8 <__NVIC_GetPriorityGrouping+0x18>)
 800d7b6:	68db      	ldr	r3, [r3, #12]
 800d7b8:	0a1b      	lsrs	r3, r3, #8
 800d7ba:	f003 0307 	and.w	r3, r3, #7
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bc80      	pop	{r7}
 800d7c4:	4770      	bx	lr
 800d7c6:	bf00      	nop
 800d7c8:	e000ed00 	.word	0xe000ed00

0800d7cc <__NVIC_EnableIRQ>:
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b083      	sub	sp, #12
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d7d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	db0b      	blt.n	800d7f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d7de:	79fb      	ldrb	r3, [r7, #7]
 800d7e0:	f003 021f 	and.w	r2, r3, #31
 800d7e4:	4906      	ldr	r1, [pc, #24]	; (800d800 <__NVIC_EnableIRQ+0x34>)
 800d7e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7ea:	095b      	lsrs	r3, r3, #5
 800d7ec:	2001      	movs	r0, #1
 800d7ee:	fa00 f202 	lsl.w	r2, r0, r2
 800d7f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d7f6:	bf00      	nop
 800d7f8:	370c      	adds	r7, #12
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bc80      	pop	{r7}
 800d7fe:	4770      	bx	lr
 800d800:	e000e100 	.word	0xe000e100

0800d804 <__NVIC_SetPriority>:
{
 800d804:	b480      	push	{r7}
 800d806:	b083      	sub	sp, #12
 800d808:	af00      	add	r7, sp, #0
 800d80a:	4603      	mov	r3, r0
 800d80c:	6039      	str	r1, [r7, #0]
 800d80e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d814:	2b00      	cmp	r3, #0
 800d816:	db0a      	blt.n	800d82e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	b2da      	uxtb	r2, r3
 800d81c:	490c      	ldr	r1, [pc, #48]	; (800d850 <__NVIC_SetPriority+0x4c>)
 800d81e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d822:	0112      	lsls	r2, r2, #4
 800d824:	b2d2      	uxtb	r2, r2
 800d826:	440b      	add	r3, r1
 800d828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d82c:	e00a      	b.n	800d844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	b2da      	uxtb	r2, r3
 800d832:	4908      	ldr	r1, [pc, #32]	; (800d854 <__NVIC_SetPriority+0x50>)
 800d834:	79fb      	ldrb	r3, [r7, #7]
 800d836:	f003 030f 	and.w	r3, r3, #15
 800d83a:	3b04      	subs	r3, #4
 800d83c:	0112      	lsls	r2, r2, #4
 800d83e:	b2d2      	uxtb	r2, r2
 800d840:	440b      	add	r3, r1
 800d842:	761a      	strb	r2, [r3, #24]
}
 800d844:	bf00      	nop
 800d846:	370c      	adds	r7, #12
 800d848:	46bd      	mov	sp, r7
 800d84a:	bc80      	pop	{r7}
 800d84c:	4770      	bx	lr
 800d84e:	bf00      	nop
 800d850:	e000e100 	.word	0xe000e100
 800d854:	e000ed00 	.word	0xe000ed00

0800d858 <NVIC_EncodePriority>:
{
 800d858:	b480      	push	{r7}
 800d85a:	b089      	sub	sp, #36	; 0x24
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	60f8      	str	r0, [r7, #12]
 800d860:	60b9      	str	r1, [r7, #8]
 800d862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f003 0307 	and.w	r3, r3, #7
 800d86a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d86c:	69fb      	ldr	r3, [r7, #28]
 800d86e:	f1c3 0307 	rsb	r3, r3, #7
 800d872:	2b04      	cmp	r3, #4
 800d874:	bf28      	it	cs
 800d876:	2304      	movcs	r3, #4
 800d878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d87a:	69fb      	ldr	r3, [r7, #28]
 800d87c:	3304      	adds	r3, #4
 800d87e:	2b06      	cmp	r3, #6
 800d880:	d902      	bls.n	800d888 <NVIC_EncodePriority+0x30>
 800d882:	69fb      	ldr	r3, [r7, #28]
 800d884:	3b03      	subs	r3, #3
 800d886:	e000      	b.n	800d88a <NVIC_EncodePriority+0x32>
 800d888:	2300      	movs	r3, #0
 800d88a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d88c:	f04f 32ff 	mov.w	r2, #4294967295
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	fa02 f303 	lsl.w	r3, r2, r3
 800d896:	43da      	mvns	r2, r3
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	401a      	ands	r2, r3
 800d89c:	697b      	ldr	r3, [r7, #20]
 800d89e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d8a0:	f04f 31ff 	mov.w	r1, #4294967295
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	fa01 f303 	lsl.w	r3, r1, r3
 800d8aa:	43d9      	mvns	r1, r3
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d8b0:	4313      	orrs	r3, r2
}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	3724      	adds	r7, #36	; 0x24
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bc80      	pop	{r7}
 800d8ba:	4770      	bx	lr

0800d8bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b082      	sub	sp, #8
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	3b01      	subs	r3, #1
 800d8c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d8cc:	d301      	bcc.n	800d8d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	e00f      	b.n	800d8f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d8d2:	4a0a      	ldr	r2, [pc, #40]	; (800d8fc <SysTick_Config+0x40>)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	3b01      	subs	r3, #1
 800d8d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d8da:	210f      	movs	r1, #15
 800d8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d8e0:	f7ff ff90 	bl	800d804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d8e4:	4b05      	ldr	r3, [pc, #20]	; (800d8fc <SysTick_Config+0x40>)
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d8ea:	4b04      	ldr	r3, [pc, #16]	; (800d8fc <SysTick_Config+0x40>)
 800d8ec:	2207      	movs	r2, #7
 800d8ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d8f0:	2300      	movs	r3, #0
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	3708      	adds	r7, #8
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd80      	pop	{r7, pc}
 800d8fa:	bf00      	nop
 800d8fc:	e000e010 	.word	0xe000e010

0800d900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b082      	sub	sp, #8
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d908:	6878      	ldr	r0, [r7, #4]
 800d90a:	f7ff ff2d 	bl	800d768 <__NVIC_SetPriorityGrouping>
}
 800d90e:	bf00      	nop
 800d910:	3708      	adds	r7, #8
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}

0800d916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d916:	b580      	push	{r7, lr}
 800d918:	b086      	sub	sp, #24
 800d91a:	af00      	add	r7, sp, #0
 800d91c:	4603      	mov	r3, r0
 800d91e:	60b9      	str	r1, [r7, #8]
 800d920:	607a      	str	r2, [r7, #4]
 800d922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d924:	2300      	movs	r3, #0
 800d926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d928:	f7ff ff42 	bl	800d7b0 <__NVIC_GetPriorityGrouping>
 800d92c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	68b9      	ldr	r1, [r7, #8]
 800d932:	6978      	ldr	r0, [r7, #20]
 800d934:	f7ff ff90 	bl	800d858 <NVIC_EncodePriority>
 800d938:	4602      	mov	r2, r0
 800d93a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d93e:	4611      	mov	r1, r2
 800d940:	4618      	mov	r0, r3
 800d942:	f7ff ff5f 	bl	800d804 <__NVIC_SetPriority>
}
 800d946:	bf00      	nop
 800d948:	3718      	adds	r7, #24
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b082      	sub	sp, #8
 800d952:	af00      	add	r7, sp, #0
 800d954:	4603      	mov	r3, r0
 800d956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d95c:	4618      	mov	r0, r3
 800d95e:	f7ff ff35 	bl	800d7cc <__NVIC_EnableIRQ>
}
 800d962:	bf00      	nop
 800d964:	3708      	adds	r7, #8
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}

0800d96a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d96a:	b580      	push	{r7, lr}
 800d96c:	b082      	sub	sp, #8
 800d96e:	af00      	add	r7, sp, #0
 800d970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f7ff ffa2 	bl	800d8bc <SysTick_Config>
 800d978:	4603      	mov	r3, r0
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3708      	adds	r7, #8
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800d982:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d984:	b08b      	sub	sp, #44	; 0x2c
 800d986:	af06      	add	r7, sp, #24
 800d988:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d101      	bne.n	800d994 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800d990:	2301      	movs	r3, #1
 800d992:	e0f1      	b.n	800db78 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800d99a:	b2db      	uxtb	r3, r3
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d106      	bne.n	800d9ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f007 fb79 	bl	80150a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2203      	movs	r2, #3
 800d9b2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f002 fb92 	bl	80100e4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	603b      	str	r3, [r7, #0]
 800d9c6:	687e      	ldr	r6, [r7, #4]
 800d9c8:	466d      	mov	r5, sp
 800d9ca:	f106 0410 	add.w	r4, r6, #16
 800d9ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d9d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d9d2:	6823      	ldr	r3, [r4, #0]
 800d9d4:	602b      	str	r3, [r5, #0]
 800d9d6:	1d33      	adds	r3, r6, #4
 800d9d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d9da:	6838      	ldr	r0, [r7, #0]
 800d9dc:	f002 fb5c 	bl	8010098 <USB_CoreInit>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d005      	beq.n	800d9f2 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2202      	movs	r2, #2
 800d9ea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	e0c2      	b.n	800db78 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	f002 fb8d 	bl	8010118 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d9fe:	2300      	movs	r3, #0
 800da00:	73fb      	strb	r3, [r7, #15]
 800da02:	e040      	b.n	800da86 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800da04:	7bfb      	ldrb	r3, [r7, #15]
 800da06:	6879      	ldr	r1, [r7, #4]
 800da08:	1c5a      	adds	r2, r3, #1
 800da0a:	4613      	mov	r3, r2
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	4413      	add	r3, r2
 800da10:	00db      	lsls	r3, r3, #3
 800da12:	440b      	add	r3, r1
 800da14:	3301      	adds	r3, #1
 800da16:	2201      	movs	r2, #1
 800da18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800da1a:	7bfb      	ldrb	r3, [r7, #15]
 800da1c:	6879      	ldr	r1, [r7, #4]
 800da1e:	1c5a      	adds	r2, r3, #1
 800da20:	4613      	mov	r3, r2
 800da22:	009b      	lsls	r3, r3, #2
 800da24:	4413      	add	r3, r2
 800da26:	00db      	lsls	r3, r3, #3
 800da28:	440b      	add	r3, r1
 800da2a:	7bfa      	ldrb	r2, [r7, #15]
 800da2c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800da2e:	7bfb      	ldrb	r3, [r7, #15]
 800da30:	6879      	ldr	r1, [r7, #4]
 800da32:	1c5a      	adds	r2, r3, #1
 800da34:	4613      	mov	r3, r2
 800da36:	009b      	lsls	r3, r3, #2
 800da38:	4413      	add	r3, r2
 800da3a:	00db      	lsls	r3, r3, #3
 800da3c:	440b      	add	r3, r1
 800da3e:	3303      	adds	r3, #3
 800da40:	2200      	movs	r2, #0
 800da42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800da44:	7bfa      	ldrb	r2, [r7, #15]
 800da46:	6879      	ldr	r1, [r7, #4]
 800da48:	4613      	mov	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4413      	add	r3, r2
 800da4e:	00db      	lsls	r3, r3, #3
 800da50:	440b      	add	r3, r1
 800da52:	3338      	adds	r3, #56	; 0x38
 800da54:	2200      	movs	r2, #0
 800da56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800da58:	7bfa      	ldrb	r2, [r7, #15]
 800da5a:	6879      	ldr	r1, [r7, #4]
 800da5c:	4613      	mov	r3, r2
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	4413      	add	r3, r2
 800da62:	00db      	lsls	r3, r3, #3
 800da64:	440b      	add	r3, r1
 800da66:	333c      	adds	r3, #60	; 0x3c
 800da68:	2200      	movs	r2, #0
 800da6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800da6c:	7bfa      	ldrb	r2, [r7, #15]
 800da6e:	6879      	ldr	r1, [r7, #4]
 800da70:	4613      	mov	r3, r2
 800da72:	009b      	lsls	r3, r3, #2
 800da74:	4413      	add	r3, r2
 800da76:	00db      	lsls	r3, r3, #3
 800da78:	440b      	add	r3, r1
 800da7a:	3340      	adds	r3, #64	; 0x40
 800da7c:	2200      	movs	r2, #0
 800da7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800da80:	7bfb      	ldrb	r3, [r7, #15]
 800da82:	3301      	adds	r3, #1
 800da84:	73fb      	strb	r3, [r7, #15]
 800da86:	7bfa      	ldrb	r2, [r7, #15]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	429a      	cmp	r2, r3
 800da8e:	d3b9      	bcc.n	800da04 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800da90:	2300      	movs	r3, #0
 800da92:	73fb      	strb	r3, [r7, #15]
 800da94:	e044      	b.n	800db20 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800da96:	7bfa      	ldrb	r2, [r7, #15]
 800da98:	6879      	ldr	r1, [r7, #4]
 800da9a:	4613      	mov	r3, r2
 800da9c:	009b      	lsls	r3, r3, #2
 800da9e:	4413      	add	r3, r2
 800daa0:	00db      	lsls	r3, r3, #3
 800daa2:	440b      	add	r3, r1
 800daa4:	f203 1369 	addw	r3, r3, #361	; 0x169
 800daa8:	2200      	movs	r2, #0
 800daaa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800daac:	7bfa      	ldrb	r2, [r7, #15]
 800daae:	6879      	ldr	r1, [r7, #4]
 800dab0:	4613      	mov	r3, r2
 800dab2:	009b      	lsls	r3, r3, #2
 800dab4:	4413      	add	r3, r2
 800dab6:	00db      	lsls	r3, r3, #3
 800dab8:	440b      	add	r3, r1
 800daba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800dabe:	7bfa      	ldrb	r2, [r7, #15]
 800dac0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800dac2:	7bfa      	ldrb	r2, [r7, #15]
 800dac4:	6879      	ldr	r1, [r7, #4]
 800dac6:	4613      	mov	r3, r2
 800dac8:	009b      	lsls	r3, r3, #2
 800daca:	4413      	add	r3, r2
 800dacc:	00db      	lsls	r3, r3, #3
 800dace:	440b      	add	r3, r1
 800dad0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800dad4:	2200      	movs	r2, #0
 800dad6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800dad8:	7bfa      	ldrb	r2, [r7, #15]
 800dada:	6879      	ldr	r1, [r7, #4]
 800dadc:	4613      	mov	r3, r2
 800dade:	009b      	lsls	r3, r3, #2
 800dae0:	4413      	add	r3, r2
 800dae2:	00db      	lsls	r3, r3, #3
 800dae4:	440b      	add	r3, r1
 800dae6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800daea:	2200      	movs	r2, #0
 800daec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800daee:	7bfa      	ldrb	r2, [r7, #15]
 800daf0:	6879      	ldr	r1, [r7, #4]
 800daf2:	4613      	mov	r3, r2
 800daf4:	009b      	lsls	r3, r3, #2
 800daf6:	4413      	add	r3, r2
 800daf8:	00db      	lsls	r3, r3, #3
 800dafa:	440b      	add	r3, r1
 800dafc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800db00:	2200      	movs	r2, #0
 800db02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800db04:	7bfa      	ldrb	r2, [r7, #15]
 800db06:	6879      	ldr	r1, [r7, #4]
 800db08:	4613      	mov	r3, r2
 800db0a:	009b      	lsls	r3, r3, #2
 800db0c:	4413      	add	r3, r2
 800db0e:	00db      	lsls	r3, r3, #3
 800db10:	440b      	add	r3, r1
 800db12:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800db16:	2200      	movs	r2, #0
 800db18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db1a:	7bfb      	ldrb	r3, [r7, #15]
 800db1c:	3301      	adds	r3, #1
 800db1e:	73fb      	strb	r3, [r7, #15]
 800db20:	7bfa      	ldrb	r2, [r7, #15]
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	429a      	cmp	r2, r3
 800db28:	d3b5      	bcc.n	800da96 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	603b      	str	r3, [r7, #0]
 800db30:	687e      	ldr	r6, [r7, #4]
 800db32:	466d      	mov	r5, sp
 800db34:	f106 0410 	add.w	r4, r6, #16
 800db38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800db3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800db3c:	6823      	ldr	r3, [r4, #0]
 800db3e:	602b      	str	r3, [r5, #0]
 800db40:	1d33      	adds	r3, r6, #4
 800db42:	cb0e      	ldmia	r3, {r1, r2, r3}
 800db44:	6838      	ldr	r0, [r7, #0]
 800db46:	f002 faf3 	bl	8010130 <USB_DevInit>
 800db4a:	4603      	mov	r3, r0
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d005      	beq.n	800db5c <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	2202      	movs	r2, #2
 800db54:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800db58:	2301      	movs	r3, #1
 800db5a:	e00d      	b.n	800db78 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2200      	movs	r2, #0
 800db60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2201      	movs	r2, #1
 800db68:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4618      	mov	r0, r3
 800db72:	f004 fd8a 	bl	801268a <USB_DevDisconnect>

  return HAL_OK;
 800db76:	2300      	movs	r3, #0
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3714      	adds	r7, #20
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800db80 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b082      	sub	sp, #8
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d101      	bne.n	800db96 <HAL_PCD_Start+0x16>
 800db92:	2302      	movs	r3, #2
 800db94:	e016      	b.n	800dbc4 <HAL_PCD_Start+0x44>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2201      	movs	r2, #1
 800db9a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	4618      	mov	r0, r3
 800dba4:	f002 fa88 	bl	80100b8 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800dba8:	2101      	movs	r1, #1
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f007 fd01 	bl	80155b2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f004 fd5e 	bl	8012676 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800dbc2:	2300      	movs	r3, #0
}
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	3708      	adds	r7, #8
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}

0800dbcc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b088      	sub	sp, #32
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f004 fd60 	bl	801269e <USB_ReadInterrupts>
 800dbde:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800dbe0:	69bb      	ldr	r3, [r7, #24]
 800dbe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d003      	beq.n	800dbf2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 fb48 	bl	800e280 <PCD_EP_ISR_Handler>

    return;
 800dbf0:	e119      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800dbf2:	69bb      	ldr	r3, [r7, #24]
 800dbf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d013      	beq.n	800dc24 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dc04:	b29a      	uxth	r2, r3
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dc0e:	b292      	uxth	r2, r2
 800dc10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f007 fabe 	bl	8015196 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800dc1a:	2100      	movs	r1, #0
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f000 f905 	bl	800de2c <HAL_PCD_SetAddress>

    return;
 800dc22:	e100      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800dc24:	69bb      	ldr	r3, [r7, #24]
 800dc26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d00c      	beq.n	800dc48 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dc36:	b29a      	uxth	r2, r3
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800dc40:	b292      	uxth	r2, r2
 800dc42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800dc46:	e0ee      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800dc48:	69bb      	ldr	r3, [r7, #24]
 800dc4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d00c      	beq.n	800dc6c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dc5a:	b29a      	uxth	r2, r3
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800dc64:	b292      	uxth	r2, r2
 800dc66:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800dc6a:	e0dc      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d027      	beq.n	800dcc6 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800dc7e:	b29a      	uxth	r2, r3
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f022 0204 	bic.w	r2, r2, #4
 800dc88:	b292      	uxth	r2, r2
 800dc8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800dc96:	b29a      	uxth	r2, r3
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f022 0208 	bic.w	r2, r2, #8
 800dca0:	b292      	uxth	r2, r2
 800dca2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f007 faae 	bl	8015208 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dcb4:	b29a      	uxth	r2, r3
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dcbe:	b292      	uxth	r2, r2
 800dcc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800dcc4:	e0af      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800dcc6:	69bb      	ldr	r3, [r7, #24]
 800dcc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	f000 8083 	beq.w	800ddd8 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	77fb      	strb	r3, [r7, #31]
 800dcd6:	e010      	b.n	800dcfa <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	461a      	mov	r2, r3
 800dcde:	7ffb      	ldrb	r3, [r7, #31]
 800dce0:	009b      	lsls	r3, r3, #2
 800dce2:	441a      	add	r2, r3
 800dce4:	7ffb      	ldrb	r3, [r7, #31]
 800dce6:	8812      	ldrh	r2, [r2, #0]
 800dce8:	b292      	uxth	r2, r2
 800dcea:	005b      	lsls	r3, r3, #1
 800dcec:	3320      	adds	r3, #32
 800dcee:	443b      	add	r3, r7
 800dcf0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800dcf4:	7ffb      	ldrb	r3, [r7, #31]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	77fb      	strb	r3, [r7, #31]
 800dcfa:	7ffb      	ldrb	r3, [r7, #31]
 800dcfc:	2b07      	cmp	r3, #7
 800dcfe:	d9eb      	bls.n	800dcd8 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f042 0201 	orr.w	r2, r2, #1
 800dd12:	b292      	uxth	r2, r2
 800dd14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800dd20:	b29a      	uxth	r2, r3
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f022 0201 	bic.w	r2, r2, #1
 800dd2a:	b292      	uxth	r2, r2
 800dd2c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800dd30:	bf00      	nop
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dd3a:	b29b      	uxth	r3, r3
 800dd3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d0f6      	beq.n	800dd32 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dd4c:	b29a      	uxth	r2, r3
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dd56:	b292      	uxth	r2, r2
 800dd58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	77fb      	strb	r3, [r7, #31]
 800dd60:	e00f      	b.n	800dd82 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800dd62:	7ffb      	ldrb	r3, [r7, #31]
 800dd64:	687a      	ldr	r2, [r7, #4]
 800dd66:	6812      	ldr	r2, [r2, #0]
 800dd68:	4611      	mov	r1, r2
 800dd6a:	7ffa      	ldrb	r2, [r7, #31]
 800dd6c:	0092      	lsls	r2, r2, #2
 800dd6e:	440a      	add	r2, r1
 800dd70:	005b      	lsls	r3, r3, #1
 800dd72:	3320      	adds	r3, #32
 800dd74:	443b      	add	r3, r7
 800dd76:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800dd7a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800dd7c:	7ffb      	ldrb	r3, [r7, #31]
 800dd7e:	3301      	adds	r3, #1
 800dd80:	77fb      	strb	r3, [r7, #31]
 800dd82:	7ffb      	ldrb	r3, [r7, #31]
 800dd84:	2b07      	cmp	r3, #7
 800dd86:	d9ec      	bls.n	800dd62 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f042 0208 	orr.w	r2, r2, #8
 800dd9a:	b292      	uxth	r2, r2
 800dd9c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ddb2:	b292      	uxth	r2, r2
 800ddb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ddc0:	b29a      	uxth	r2, r3
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f042 0204 	orr.w	r2, r2, #4
 800ddca:	b292      	uxth	r2, r2
 800ddcc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f007 f9ff 	bl	80151d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800ddd6:	e026      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800ddd8:	69bb      	ldr	r3, [r7, #24]
 800ddda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d00f      	beq.n	800de02 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ddea:	b29a      	uxth	r2, r3
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ddf4:	b292      	uxth	r2, r2
 800ddf6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f007 f9bd 	bl	801517a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800de00:	e011      	b.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800de02:	69bb      	ldr	r3, [r7, #24]
 800de04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d00c      	beq.n	800de26 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800de14:	b29a      	uxth	r2, r3
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800de1e:	b292      	uxth	r2, r2
 800de20:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800de24:	bf00      	nop
  }
}
 800de26:	3720      	adds	r7, #32
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b082      	sub	sp, #8
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
 800de34:	460b      	mov	r3, r1
 800de36:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d101      	bne.n	800de46 <HAL_PCD_SetAddress+0x1a>
 800de42:	2302      	movs	r3, #2
 800de44:	e013      	b.n	800de6e <HAL_PCD_SetAddress+0x42>
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	2201      	movs	r2, #1
 800de4a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	78fa      	ldrb	r2, [r7, #3]
 800de52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	78fa      	ldrb	r2, [r7, #3]
 800de5c:	4611      	mov	r1, r2
 800de5e:	4618      	mov	r0, r3
 800de60:	f004 fbf6 	bl	8012650 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2200      	movs	r2, #0
 800de68:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800de6c:	2300      	movs	r3, #0
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3708      	adds	r7, #8
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}

0800de76 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800de76:	b580      	push	{r7, lr}
 800de78:	b084      	sub	sp, #16
 800de7a:	af00      	add	r7, sp, #0
 800de7c:	6078      	str	r0, [r7, #4]
 800de7e:	4608      	mov	r0, r1
 800de80:	4611      	mov	r1, r2
 800de82:	461a      	mov	r2, r3
 800de84:	4603      	mov	r3, r0
 800de86:	70fb      	strb	r3, [r7, #3]
 800de88:	460b      	mov	r3, r1
 800de8a:	803b      	strh	r3, [r7, #0]
 800de8c:	4613      	mov	r3, r2
 800de8e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800de90:	2300      	movs	r3, #0
 800de92:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800de94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	da0e      	bge.n	800deba <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800de9c:	78fb      	ldrb	r3, [r7, #3]
 800de9e:	f003 0307 	and.w	r3, r3, #7
 800dea2:	1c5a      	adds	r2, r3, #1
 800dea4:	4613      	mov	r3, r2
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	4413      	add	r3, r2
 800deaa:	00db      	lsls	r3, r3, #3
 800deac:	687a      	ldr	r2, [r7, #4]
 800deae:	4413      	add	r3, r2
 800deb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	2201      	movs	r2, #1
 800deb6:	705a      	strb	r2, [r3, #1]
 800deb8:	e00e      	b.n	800ded8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800deba:	78fb      	ldrb	r3, [r7, #3]
 800debc:	f003 0207 	and.w	r2, r3, #7
 800dec0:	4613      	mov	r3, r2
 800dec2:	009b      	lsls	r3, r3, #2
 800dec4:	4413      	add	r3, r2
 800dec6:	00db      	lsls	r3, r3, #3
 800dec8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800decc:	687a      	ldr	r2, [r7, #4]
 800dece:	4413      	add	r3, r2
 800ded0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2200      	movs	r2, #0
 800ded6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ded8:	78fb      	ldrb	r3, [r7, #3]
 800deda:	f003 0307 	and.w	r3, r3, #7
 800dede:	b2da      	uxtb	r2, r3
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800dee4:	883a      	ldrh	r2, [r7, #0]
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	78ba      	ldrb	r2, [r7, #2]
 800deee:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800def0:	78bb      	ldrb	r3, [r7, #2]
 800def2:	2b02      	cmp	r3, #2
 800def4:	d102      	bne.n	800defc <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	2200      	movs	r2, #0
 800defa:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800df02:	2b01      	cmp	r3, #1
 800df04:	d101      	bne.n	800df0a <HAL_PCD_EP_Open+0x94>
 800df06:	2302      	movs	r3, #2
 800df08:	e00e      	b.n	800df28 <HAL_PCD_EP_Open+0xb2>
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2201      	movs	r2, #1
 800df0e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	68f9      	ldr	r1, [r7, #12]
 800df18:	4618      	mov	r0, r3
 800df1a:	f002 f93f 	bl	801019c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	2200      	movs	r2, #0
 800df22:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800df26:	7afb      	ldrb	r3, [r7, #11]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3710      	adds	r7, #16
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	460b      	mov	r3, r1
 800df3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800df3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df40:	2b00      	cmp	r3, #0
 800df42:	da0e      	bge.n	800df62 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800df44:	78fb      	ldrb	r3, [r7, #3]
 800df46:	f003 0307 	and.w	r3, r3, #7
 800df4a:	1c5a      	adds	r2, r3, #1
 800df4c:	4613      	mov	r3, r2
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	4413      	add	r3, r2
 800df52:	00db      	lsls	r3, r3, #3
 800df54:	687a      	ldr	r2, [r7, #4]
 800df56:	4413      	add	r3, r2
 800df58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	2201      	movs	r2, #1
 800df5e:	705a      	strb	r2, [r3, #1]
 800df60:	e00e      	b.n	800df80 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800df62:	78fb      	ldrb	r3, [r7, #3]
 800df64:	f003 0207 	and.w	r2, r3, #7
 800df68:	4613      	mov	r3, r2
 800df6a:	009b      	lsls	r3, r3, #2
 800df6c:	4413      	add	r3, r2
 800df6e:	00db      	lsls	r3, r3, #3
 800df70:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	4413      	add	r3, r2
 800df78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	2200      	movs	r2, #0
 800df7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800df80:	78fb      	ldrb	r3, [r7, #3]
 800df82:	f003 0307 	and.w	r3, r3, #7
 800df86:	b2da      	uxtb	r2, r3
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800df92:	2b01      	cmp	r3, #1
 800df94:	d101      	bne.n	800df9a <HAL_PCD_EP_Close+0x6a>
 800df96:	2302      	movs	r3, #2
 800df98:	e00e      	b.n	800dfb8 <HAL_PCD_EP_Close+0x88>
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	2201      	movs	r2, #1
 800df9e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	68f9      	ldr	r1, [r7, #12]
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f002 fcb7 	bl	801091c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800dfb6:	2300      	movs	r3, #0
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3710      	adds	r7, #16
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}

0800dfc0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b086      	sub	sp, #24
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	60f8      	str	r0, [r7, #12]
 800dfc8:	607a      	str	r2, [r7, #4]
 800dfca:	603b      	str	r3, [r7, #0]
 800dfcc:	460b      	mov	r3, r1
 800dfce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800dfd0:	7afb      	ldrb	r3, [r7, #11]
 800dfd2:	f003 0207 	and.w	r2, r3, #7
 800dfd6:	4613      	mov	r3, r2
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	4413      	add	r3, r2
 800dfdc:	00db      	lsls	r3, r3, #3
 800dfde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800dfe2:	68fa      	ldr	r2, [r7, #12]
 800dfe4:	4413      	add	r3, r2
 800dfe6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800dfe8:	697b      	ldr	r3, [r7, #20]
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800dfee:	697b      	ldr	r3, [r7, #20]
 800dff0:	683a      	ldr	r2, [r7, #0]
 800dff2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	2200      	movs	r2, #0
 800dff8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800dffa:	697b      	ldr	r3, [r7, #20]
 800dffc:	2200      	movs	r2, #0
 800dffe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e000:	7afb      	ldrb	r3, [r7, #11]
 800e002:	f003 0307 	and.w	r3, r3, #7
 800e006:	b2da      	uxtb	r2, r3
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	6979      	ldr	r1, [r7, #20]
 800e012:	4618      	mov	r0, r3
 800e014:	f002 fe6e 	bl	8010cf4 <USB_EPStartXfer>

  return HAL_OK;
 800e018:	2300      	movs	r3, #0
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	3718      	adds	r7, #24
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}

0800e022 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800e022:	b480      	push	{r7}
 800e024:	b083      	sub	sp, #12
 800e026:	af00      	add	r7, sp, #0
 800e028:	6078      	str	r0, [r7, #4]
 800e02a:	460b      	mov	r3, r1
 800e02c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800e02e:	78fb      	ldrb	r3, [r7, #3]
 800e030:	f003 0207 	and.w	r2, r3, #7
 800e034:	6879      	ldr	r1, [r7, #4]
 800e036:	4613      	mov	r3, r2
 800e038:	009b      	lsls	r3, r3, #2
 800e03a:	4413      	add	r3, r2
 800e03c:	00db      	lsls	r3, r3, #3
 800e03e:	440b      	add	r3, r1
 800e040:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800e044:	681b      	ldr	r3, [r3, #0]
}
 800e046:	4618      	mov	r0, r3
 800e048:	370c      	adds	r7, #12
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bc80      	pop	{r7}
 800e04e:	4770      	bx	lr

0800e050 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e050:	b580      	push	{r7, lr}
 800e052:	b086      	sub	sp, #24
 800e054:	af00      	add	r7, sp, #0
 800e056:	60f8      	str	r0, [r7, #12]
 800e058:	607a      	str	r2, [r7, #4]
 800e05a:	603b      	str	r3, [r7, #0]
 800e05c:	460b      	mov	r3, r1
 800e05e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e060:	7afb      	ldrb	r3, [r7, #11]
 800e062:	f003 0307 	and.w	r3, r3, #7
 800e066:	1c5a      	adds	r2, r3, #1
 800e068:	4613      	mov	r3, r2
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	4413      	add	r3, r2
 800e06e:	00db      	lsls	r3, r3, #3
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	4413      	add	r3, r2
 800e074:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	687a      	ldr	r2, [r7, #4]
 800e07a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800e07c:	697b      	ldr	r3, [r7, #20]
 800e07e:	683a      	ldr	r2, [r7, #0]
 800e080:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800e082:	697b      	ldr	r3, [r7, #20]
 800e084:	2201      	movs	r2, #1
 800e086:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800e08a:	697b      	ldr	r3, [r7, #20]
 800e08c:	683a      	ldr	r2, [r7, #0]
 800e08e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	2200      	movs	r2, #0
 800e094:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800e096:	697b      	ldr	r3, [r7, #20]
 800e098:	2201      	movs	r2, #1
 800e09a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e09c:	7afb      	ldrb	r3, [r7, #11]
 800e09e:	f003 0307 	and.w	r3, r3, #7
 800e0a2:	b2da      	uxtb	r2, r3
 800e0a4:	697b      	ldr	r3, [r7, #20]
 800e0a6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	6979      	ldr	r1, [r7, #20]
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f002 fe20 	bl	8010cf4 <USB_EPStartXfer>

  return HAL_OK;
 800e0b4:	2300      	movs	r3, #0
}
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	3718      	adds	r7, #24
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}

0800e0be <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e0be:	b580      	push	{r7, lr}
 800e0c0:	b084      	sub	sp, #16
 800e0c2:	af00      	add	r7, sp, #0
 800e0c4:	6078      	str	r0, [r7, #4]
 800e0c6:	460b      	mov	r3, r1
 800e0c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800e0ca:	78fb      	ldrb	r3, [r7, #3]
 800e0cc:	f003 0207 	and.w	r2, r3, #7
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	685b      	ldr	r3, [r3, #4]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d901      	bls.n	800e0dc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e04c      	b.n	800e176 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e0dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	da0e      	bge.n	800e102 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e0e4:	78fb      	ldrb	r3, [r7, #3]
 800e0e6:	f003 0307 	and.w	r3, r3, #7
 800e0ea:	1c5a      	adds	r2, r3, #1
 800e0ec:	4613      	mov	r3, r2
 800e0ee:	009b      	lsls	r3, r3, #2
 800e0f0:	4413      	add	r3, r2
 800e0f2:	00db      	lsls	r3, r3, #3
 800e0f4:	687a      	ldr	r2, [r7, #4]
 800e0f6:	4413      	add	r3, r2
 800e0f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	2201      	movs	r2, #1
 800e0fe:	705a      	strb	r2, [r3, #1]
 800e100:	e00c      	b.n	800e11c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800e102:	78fa      	ldrb	r2, [r7, #3]
 800e104:	4613      	mov	r3, r2
 800e106:	009b      	lsls	r3, r3, #2
 800e108:	4413      	add	r3, r2
 800e10a:	00db      	lsls	r3, r3, #3
 800e10c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800e110:	687a      	ldr	r2, [r7, #4]
 800e112:	4413      	add	r3, r2
 800e114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	2200      	movs	r2, #0
 800e11a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	2201      	movs	r2, #1
 800e120:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e122:	78fb      	ldrb	r3, [r7, #3]
 800e124:	f003 0307 	and.w	r3, r3, #7
 800e128:	b2da      	uxtb	r2, r3
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e134:	2b01      	cmp	r3, #1
 800e136:	d101      	bne.n	800e13c <HAL_PCD_EP_SetStall+0x7e>
 800e138:	2302      	movs	r3, #2
 800e13a:	e01c      	b.n	800e176 <HAL_PCD_EP_SetStall+0xb8>
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2201      	movs	r2, #1
 800e140:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	68f9      	ldr	r1, [r7, #12]
 800e14a:	4618      	mov	r0, r3
 800e14c:	f004 f983 	bl	8012456 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e150:	78fb      	ldrb	r3, [r7, #3]
 800e152:	f003 0307 	and.w	r3, r3, #7
 800e156:	2b00      	cmp	r3, #0
 800e158:	d108      	bne.n	800e16c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800e164:	4619      	mov	r1, r3
 800e166:	4610      	mov	r0, r2
 800e168:	f004 faa8 	bl	80126bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800e174:	2300      	movs	r3, #0
}
 800e176:	4618      	mov	r0, r3
 800e178:	3710      	adds	r7, #16
 800e17a:	46bd      	mov	sp, r7
 800e17c:	bd80      	pop	{r7, pc}

0800e17e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e17e:	b580      	push	{r7, lr}
 800e180:	b084      	sub	sp, #16
 800e182:	af00      	add	r7, sp, #0
 800e184:	6078      	str	r0, [r7, #4]
 800e186:	460b      	mov	r3, r1
 800e188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e18a:	78fb      	ldrb	r3, [r7, #3]
 800e18c:	f003 020f 	and.w	r2, r3, #15
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	685b      	ldr	r3, [r3, #4]
 800e194:	429a      	cmp	r2, r3
 800e196:	d901      	bls.n	800e19c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800e198:	2301      	movs	r3, #1
 800e19a:	e040      	b.n	800e21e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e19c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	da0e      	bge.n	800e1c2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e1a4:	78fb      	ldrb	r3, [r7, #3]
 800e1a6:	f003 0307 	and.w	r3, r3, #7
 800e1aa:	1c5a      	adds	r2, r3, #1
 800e1ac:	4613      	mov	r3, r2
 800e1ae:	009b      	lsls	r3, r3, #2
 800e1b0:	4413      	add	r3, r2
 800e1b2:	00db      	lsls	r3, r3, #3
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	4413      	add	r3, r2
 800e1b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2201      	movs	r2, #1
 800e1be:	705a      	strb	r2, [r3, #1]
 800e1c0:	e00e      	b.n	800e1e0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e1c2:	78fb      	ldrb	r3, [r7, #3]
 800e1c4:	f003 0207 	and.w	r2, r3, #7
 800e1c8:	4613      	mov	r3, r2
 800e1ca:	009b      	lsls	r3, r3, #2
 800e1cc:	4413      	add	r3, r2
 800e1ce:	00db      	lsls	r3, r3, #3
 800e1d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800e1d4:	687a      	ldr	r2, [r7, #4]
 800e1d6:	4413      	add	r3, r2
 800e1d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	2200      	movs	r2, #0
 800e1de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e1e6:	78fb      	ldrb	r3, [r7, #3]
 800e1e8:	f003 0307 	and.w	r3, r3, #7
 800e1ec:	b2da      	uxtb	r2, r3
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	d101      	bne.n	800e200 <HAL_PCD_EP_ClrStall+0x82>
 800e1fc:	2302      	movs	r3, #2
 800e1fe:	e00e      	b.n	800e21e <HAL_PCD_EP_ClrStall+0xa0>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2201      	movs	r2, #1
 800e204:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	68f9      	ldr	r1, [r7, #12]
 800e20e:	4618      	mov	r0, r3
 800e210:	f004 f971 	bl	80124f6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2200      	movs	r2, #0
 800e218:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800e21c:	2300      	movs	r3, #0
}
 800e21e:	4618      	mov	r0, r3
 800e220:	3710      	adds	r7, #16
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}

0800e226 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e226:	b580      	push	{r7, lr}
 800e228:	b082      	sub	sp, #8
 800e22a:	af00      	add	r7, sp, #0
 800e22c:	6078      	str	r0, [r7, #4]
 800e22e:	460b      	mov	r3, r1
 800e230:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e238:	2b01      	cmp	r3, #1
 800e23a:	d101      	bne.n	800e240 <HAL_PCD_EP_Flush+0x1a>
 800e23c:	2302      	movs	r3, #2
 800e23e:	e01b      	b.n	800e278 <HAL_PCD_EP_Flush+0x52>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2201      	movs	r2, #1
 800e244:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  if ((ep_addr & 0x80U) == 0x80U)
 800e248:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	da09      	bge.n	800e264 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	78fb      	ldrb	r3, [r7, #3]
 800e256:	f003 0307 	and.w	r3, r3, #7
 800e25a:	4619      	mov	r1, r3
 800e25c:	4610      	mov	r0, r2
 800e25e:	f001 ff87 	bl	8010170 <USB_FlushTxFifo>
 800e262:	e004      	b.n	800e26e <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	4618      	mov	r0, r3
 800e26a:	f001 ff8c 	bl	8010186 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2200      	movs	r2, #0
 800e272:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800e276:	2300      	movs	r3, #0
}
 800e278:	4618      	mov	r0, r3
 800e27a:	3708      	adds	r7, #8
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bd80      	pop	{r7, pc}

0800e280 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b096      	sub	sp, #88	; 0x58
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800e288:	e3bf      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800e292:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800e296:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e29a:	b2db      	uxtb	r3, r3
 800e29c:	f003 030f 	and.w	r3, r3, #15
 800e2a0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800e2a4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	f040 8179 	bne.w	800e5a0 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800e2ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e2b2:	f003 0310 	and.w	r3, r3, #16
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d152      	bne.n	800e360 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	881b      	ldrh	r3, [r3, #0]
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800e2c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e2ca:	81fb      	strh	r3, [r7, #14]
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	89fb      	ldrh	r3, [r7, #14]
 800e2d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2da:	b29b      	uxth	r3, r3
 800e2dc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	3328      	adds	r3, #40	; 0x28
 800e2e2:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	461a      	mov	r2, r3
 800e2f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e2f2:	781b      	ldrb	r3, [r3, #0]
 800e2f4:	00db      	lsls	r3, r3, #3
 800e2f6:	4413      	add	r3, r2
 800e2f8:	3302      	adds	r3, #2
 800e2fa:	005b      	lsls	r3, r3, #1
 800e2fc:	687a      	ldr	r2, [r7, #4]
 800e2fe:	6812      	ldr	r2, [r2, #0]
 800e300:	4413      	add	r3, r2
 800e302:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e306:	881b      	ldrh	r3, [r3, #0]
 800e308:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800e30c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e30e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800e310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e312:	695a      	ldr	r2, [r3, #20]
 800e314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e316:	69db      	ldr	r3, [r3, #28]
 800e318:	441a      	add	r2, r3
 800e31a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e31c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800e31e:	2100      	movs	r1, #0
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f006 ff10 	bl	8015146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e32c:	b2db      	uxtb	r3, r3
 800e32e:	2b00      	cmp	r3, #0
 800e330:	f000 836b 	beq.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
 800e334:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e336:	699b      	ldr	r3, [r3, #24]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	f040 8366 	bne.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e344:	b2db      	uxtb	r3, r3
 800e346:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e34a:	b2da      	uxtb	r2, r3
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	b292      	uxth	r2, r2
 800e352:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	2200      	movs	r2, #0
 800e35a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800e35e:	e354      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800e366:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	881b      	ldrh	r3, [r3, #0]
 800e36e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800e372:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d034      	beq.n	800e3e8 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e386:	b29b      	uxth	r3, r3
 800e388:	461a      	mov	r2, r3
 800e38a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	00db      	lsls	r3, r3, #3
 800e390:	4413      	add	r3, r2
 800e392:	3306      	adds	r3, #6
 800e394:	005b      	lsls	r3, r3, #1
 800e396:	687a      	ldr	r2, [r7, #4]
 800e398:	6812      	ldr	r2, [r2, #0]
 800e39a:	4413      	add	r3, r2
 800e39c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e3a0:	881b      	ldrh	r3, [r3, #0]
 800e3a2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800e3a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3a8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6818      	ldr	r0, [r3, #0]
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800e3b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3b6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800e3b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3ba:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	f004 f9cd 	bl	801275c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	881b      	ldrh	r3, [r3, #0]
 800e3c8:	b29a      	uxth	r2, r3
 800e3ca:	f640 738f 	movw	r3, #3983	; 0xf8f
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	823b      	strh	r3, [r7, #16]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	8a3a      	ldrh	r2, [r7, #16]
 800e3d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e3dc:	b292      	uxth	r2, r2
 800e3de:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800e3e0:	6878      	ldr	r0, [r7, #4]
 800e3e2:	f006 fe83 	bl	80150ec <HAL_PCD_SetupStageCallback>
 800e3e6:	e310      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800e3e8:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f280 830c 	bge.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	881b      	ldrh	r3, [r3, #0]
 800e3f8:	b29a      	uxth	r2, r3
 800e3fa:	f640 738f 	movw	r3, #3983	; 0xf8f
 800e3fe:	4013      	ands	r3, r2
 800e400:	83fb      	strh	r3, [r7, #30]
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	8bfa      	ldrh	r2, [r7, #30]
 800e408:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e40c:	b292      	uxth	r2, r2
 800e40e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e418:	b29b      	uxth	r3, r3
 800e41a:	461a      	mov	r2, r3
 800e41c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	00db      	lsls	r3, r3, #3
 800e422:	4413      	add	r3, r2
 800e424:	3306      	adds	r3, #6
 800e426:	005b      	lsls	r3, r3, #1
 800e428:	687a      	ldr	r2, [r7, #4]
 800e42a:	6812      	ldr	r2, [r2, #0]
 800e42c:	4413      	add	r3, r2
 800e42e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e432:	881b      	ldrh	r3, [r3, #0]
 800e434:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800e438:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e43a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800e43c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e43e:	69db      	ldr	r3, [r3, #28]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d019      	beq.n	800e478 <PCD_EP_ISR_Handler+0x1f8>
 800e444:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e446:	695b      	ldr	r3, [r3, #20]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d015      	beq.n	800e478 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6818      	ldr	r0, [r3, #0]
 800e450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e452:	6959      	ldr	r1, [r3, #20]
 800e454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e456:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800e458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e45a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800e45c:	b29b      	uxth	r3, r3
 800e45e:	f004 f97d 	bl	801275c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800e462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e464:	695a      	ldr	r2, [r3, #20]
 800e466:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e468:	69db      	ldr	r3, [r3, #28]
 800e46a:	441a      	add	r2, r3
 800e46c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e46e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800e470:	2100      	movs	r1, #0
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f006 fe4c 	bl	8015110 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800e482:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f040 82bd 	bne.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
 800e490:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e494:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e498:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e49c:	f000 82b5 	beq.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	61bb      	str	r3, [r7, #24]
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e4ae:	b29b      	uxth	r3, r3
 800e4b0:	461a      	mov	r2, r3
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	4413      	add	r3, r2
 800e4b6:	61bb      	str	r3, [r7, #24]
 800e4b8:	69bb      	ldr	r3, [r7, #24]
 800e4ba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800e4be:	617b      	str	r3, [r7, #20]
 800e4c0:	697b      	ldr	r3, [r7, #20]
 800e4c2:	881b      	ldrh	r3, [r3, #0]
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e4ca:	b29a      	uxth	r2, r3
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	801a      	strh	r2, [r3, #0]
 800e4d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4d2:	691b      	ldr	r3, [r3, #16]
 800e4d4:	2b3e      	cmp	r3, #62	; 0x3e
 800e4d6:	d91d      	bls.n	800e514 <PCD_EP_ISR_Handler+0x294>
 800e4d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4da:	691b      	ldr	r3, [r3, #16]
 800e4dc:	095b      	lsrs	r3, r3, #5
 800e4de:	647b      	str	r3, [r7, #68]	; 0x44
 800e4e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4e2:	691b      	ldr	r3, [r3, #16]
 800e4e4:	f003 031f 	and.w	r3, r3, #31
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d102      	bne.n	800e4f2 <PCD_EP_ISR_Handler+0x272>
 800e4ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e4ee:	3b01      	subs	r3, #1
 800e4f0:	647b      	str	r3, [r7, #68]	; 0x44
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	881b      	ldrh	r3, [r3, #0]
 800e4f6:	b29a      	uxth	r2, r3
 800e4f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e4fa:	b29b      	uxth	r3, r3
 800e4fc:	029b      	lsls	r3, r3, #10
 800e4fe:	b29b      	uxth	r3, r3
 800e500:	4313      	orrs	r3, r2
 800e502:	b29b      	uxth	r3, r3
 800e504:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e508:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e50c:	b29a      	uxth	r2, r3
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	801a      	strh	r2, [r3, #0]
 800e512:	e026      	b.n	800e562 <PCD_EP_ISR_Handler+0x2e2>
 800e514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e516:	691b      	ldr	r3, [r3, #16]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d10a      	bne.n	800e532 <PCD_EP_ISR_Handler+0x2b2>
 800e51c:	697b      	ldr	r3, [r7, #20]
 800e51e:	881b      	ldrh	r3, [r3, #0]
 800e520:	b29b      	uxth	r3, r3
 800e522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e52a:	b29a      	uxth	r2, r3
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	801a      	strh	r2, [r3, #0]
 800e530:	e017      	b.n	800e562 <PCD_EP_ISR_Handler+0x2e2>
 800e532:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e534:	691b      	ldr	r3, [r3, #16]
 800e536:	085b      	lsrs	r3, r3, #1
 800e538:	647b      	str	r3, [r7, #68]	; 0x44
 800e53a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e53c:	691b      	ldr	r3, [r3, #16]
 800e53e:	f003 0301 	and.w	r3, r3, #1
 800e542:	2b00      	cmp	r3, #0
 800e544:	d002      	beq.n	800e54c <PCD_EP_ISR_Handler+0x2cc>
 800e546:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e548:	3301      	adds	r3, #1
 800e54a:	647b      	str	r3, [r7, #68]	; 0x44
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	881b      	ldrh	r3, [r3, #0]
 800e550:	b29a      	uxth	r2, r3
 800e552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e554:	b29b      	uxth	r3, r3
 800e556:	029b      	lsls	r3, r3, #10
 800e558:	b29b      	uxth	r3, r3
 800e55a:	4313      	orrs	r3, r2
 800e55c:	b29a      	uxth	r2, r3
 800e55e:	697b      	ldr	r3, [r7, #20]
 800e560:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	881b      	ldrh	r3, [r3, #0]
 800e568:	b29b      	uxth	r3, r3
 800e56a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e56e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e572:	827b      	strh	r3, [r7, #18]
 800e574:	8a7b      	ldrh	r3, [r7, #18]
 800e576:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800e57a:	827b      	strh	r3, [r7, #18]
 800e57c:	8a7b      	ldrh	r3, [r7, #18]
 800e57e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800e582:	827b      	strh	r3, [r7, #18]
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681a      	ldr	r2, [r3, #0]
 800e588:	8a7b      	ldrh	r3, [r7, #18]
 800e58a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e58e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e596:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e59a:	b29b      	uxth	r3, r3
 800e59c:	8013      	strh	r3, [r2, #0]
 800e59e:	e234      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	461a      	mov	r2, r3
 800e5a6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e5aa:	009b      	lsls	r3, r3, #2
 800e5ac:	4413      	add	r3, r2
 800e5ae:	881b      	ldrh	r3, [r3, #0]
 800e5b0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800e5b4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	f280 80fc 	bge.w	800e7b6 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	4413      	add	r3, r2
 800e5cc:	881b      	ldrh	r3, [r3, #0]
 800e5ce:	b29a      	uxth	r2, r3
 800e5d0:	f640 738f 	movw	r3, #3983	; 0xf8f
 800e5d4:	4013      	ands	r3, r2
 800e5d6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	461a      	mov	r2, r3
 800e5e0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4413      	add	r3, r2
 800e5e8:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800e5ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e5f0:	b292      	uxth	r2, r2
 800e5f2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800e5f4:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800e5f8:	4613      	mov	r3, r2
 800e5fa:	009b      	lsls	r3, r3, #2
 800e5fc:	4413      	add	r3, r2
 800e5fe:	00db      	lsls	r3, r3, #3
 800e600:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800e604:	687a      	ldr	r2, [r7, #4]
 800e606:	4413      	add	r3, r2
 800e608:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800e60a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e60c:	7b1b      	ldrb	r3, [r3, #12]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d125      	bne.n	800e65e <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	461a      	mov	r2, r3
 800e61e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e620:	781b      	ldrb	r3, [r3, #0]
 800e622:	00db      	lsls	r3, r3, #3
 800e624:	4413      	add	r3, r2
 800e626:	3306      	adds	r3, #6
 800e628:	005b      	lsls	r3, r3, #1
 800e62a:	687a      	ldr	r2, [r7, #4]
 800e62c:	6812      	ldr	r2, [r2, #0]
 800e62e:	4413      	add	r3, r2
 800e630:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e634:	881b      	ldrh	r3, [r3, #0]
 800e636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e63a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800e63e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e642:	2b00      	cmp	r3, #0
 800e644:	f000 8092 	beq.w	800e76c <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6818      	ldr	r0, [r3, #0]
 800e64c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e64e:	6959      	ldr	r1, [r3, #20]
 800e650:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e652:	88da      	ldrh	r2, [r3, #6]
 800e654:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e658:	f004 f880 	bl	801275c <USB_ReadPMA>
 800e65c:	e086      	b.n	800e76c <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800e65e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e660:	78db      	ldrb	r3, [r3, #3]
 800e662:	2b02      	cmp	r3, #2
 800e664:	d10a      	bne.n	800e67c <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800e666:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e66a:	461a      	mov	r2, r3
 800e66c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 f9d9 	bl	800ea26 <HAL_PCD_EP_DB_Receive>
 800e674:	4603      	mov	r3, r0
 800e676:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800e67a:	e077      	b.n	800e76c <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	461a      	mov	r2, r3
 800e682:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e684:	781b      	ldrb	r3, [r3, #0]
 800e686:	009b      	lsls	r3, r3, #2
 800e688:	4413      	add	r3, r2
 800e68a:	881b      	ldrh	r3, [r3, #0]
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e696:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	461a      	mov	r2, r3
 800e6a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	009b      	lsls	r3, r3, #2
 800e6a6:	441a      	add	r2, r3
 800e6a8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800e6ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e6b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e6b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e6b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e6bc:	b29b      	uxth	r3, r3
 800e6be:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	461a      	mov	r2, r3
 800e6c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6c8:	781b      	ldrb	r3, [r3, #0]
 800e6ca:	009b      	lsls	r3, r3, #2
 800e6cc:	4413      	add	r3, r2
 800e6ce:	881b      	ldrh	r3, [r3, #0]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d024      	beq.n	800e724 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e6e2:	b29b      	uxth	r3, r3
 800e6e4:	461a      	mov	r2, r3
 800e6e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6e8:	781b      	ldrb	r3, [r3, #0]
 800e6ea:	00db      	lsls	r3, r3, #3
 800e6ec:	4413      	add	r3, r2
 800e6ee:	3302      	adds	r3, #2
 800e6f0:	005b      	lsls	r3, r3, #1
 800e6f2:	687a      	ldr	r2, [r7, #4]
 800e6f4:	6812      	ldr	r2, [r2, #0]
 800e6f6:	4413      	add	r3, r2
 800e6f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e6fc:	881b      	ldrh	r3, [r3, #0]
 800e6fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e702:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800e706:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d02e      	beq.n	800e76c <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6818      	ldr	r0, [r3, #0]
 800e712:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e714:	6959      	ldr	r1, [r3, #20]
 800e716:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e718:	891a      	ldrh	r2, [r3, #8]
 800e71a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e71e:	f004 f81d 	bl	801275c <USB_ReadPMA>
 800e722:	e023      	b.n	800e76c <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	461a      	mov	r2, r3
 800e730:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e732:	781b      	ldrb	r3, [r3, #0]
 800e734:	00db      	lsls	r3, r3, #3
 800e736:	4413      	add	r3, r2
 800e738:	3306      	adds	r3, #6
 800e73a:	005b      	lsls	r3, r3, #1
 800e73c:	687a      	ldr	r2, [r7, #4]
 800e73e:	6812      	ldr	r2, [r2, #0]
 800e740:	4413      	add	r3, r2
 800e742:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e746:	881b      	ldrh	r3, [r3, #0]
 800e748:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e74c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800e750:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e754:	2b00      	cmp	r3, #0
 800e756:	d009      	beq.n	800e76c <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6818      	ldr	r0, [r3, #0]
 800e75c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e75e:	6959      	ldr	r1, [r3, #20]
 800e760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e762:	895a      	ldrh	r2, [r3, #10]
 800e764:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e768:	f003 fff8 	bl	801275c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800e76c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e76e:	69da      	ldr	r2, [r3, #28]
 800e770:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e774:	441a      	add	r2, r3
 800e776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e778:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800e77a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e77c:	695a      	ldr	r2, [r3, #20]
 800e77e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800e782:	441a      	add	r2, r3
 800e784:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e786:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800e788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e78a:	699b      	ldr	r3, [r3, #24]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d005      	beq.n	800e79c <PCD_EP_ISR_Handler+0x51c>
 800e790:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800e794:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e796:	691b      	ldr	r3, [r3, #16]
 800e798:	429a      	cmp	r2, r3
 800e79a:	d206      	bcs.n	800e7aa <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800e79c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	4619      	mov	r1, r3
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f006 fcb4 	bl	8015110 <HAL_PCD_DataOutStageCallback>
 800e7a8:	e005      	b.n	800e7b6 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f002 fa9f 	bl	8010cf4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800e7b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e7ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	f000 8123 	beq.w	800ea0a <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800e7c4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e7c8:	1c5a      	adds	r2, r3, #1
 800e7ca:	4613      	mov	r3, r2
 800e7cc:	009b      	lsls	r3, r3, #2
 800e7ce:	4413      	add	r3, r2
 800e7d0:	00db      	lsls	r3, r3, #3
 800e7d2:	687a      	ldr	r2, [r7, #4]
 800e7d4:	4413      	add	r3, r2
 800e7d6:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	461a      	mov	r2, r3
 800e7de:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e7e2:	009b      	lsls	r3, r3, #2
 800e7e4:	4413      	add	r3, r2
 800e7e6:	881b      	ldrh	r3, [r3, #0]
 800e7e8:	b29b      	uxth	r3, r3
 800e7ea:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800e7ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e7f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	441a      	add	r2, r3
 800e804:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e808:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e80c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e810:	b29b      	uxth	r3, r3
 800e812:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800e814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e816:	78db      	ldrb	r3, [r3, #3]
 800e818:	2b01      	cmp	r3, #1
 800e81a:	f040 80a2 	bne.w	800e962 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 800e81e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e820:	2200      	movs	r2, #0
 800e822:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800e824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e826:	7b1b      	ldrb	r3, [r3, #12]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	f000 8093 	beq.w	800e954 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800e82e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e836:	2b00      	cmp	r3, #0
 800e838:	d046      	beq.n	800e8c8 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800e83a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e83c:	785b      	ldrb	r3, [r3, #1]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d126      	bne.n	800e890 <PCD_EP_ISR_Handler+0x610>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	627b      	str	r3, [r7, #36]	; 0x24
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e850:	b29b      	uxth	r3, r3
 800e852:	461a      	mov	r2, r3
 800e854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e856:	4413      	add	r3, r2
 800e858:	627b      	str	r3, [r7, #36]	; 0x24
 800e85a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e85c:	781b      	ldrb	r3, [r3, #0]
 800e85e:	011a      	lsls	r2, r3, #4
 800e860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e862:	4413      	add	r3, r2
 800e864:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800e868:	623b      	str	r3, [r7, #32]
 800e86a:	6a3b      	ldr	r3, [r7, #32]
 800e86c:	881b      	ldrh	r3, [r3, #0]
 800e86e:	b29b      	uxth	r3, r3
 800e870:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e874:	b29a      	uxth	r2, r3
 800e876:	6a3b      	ldr	r3, [r7, #32]
 800e878:	801a      	strh	r2, [r3, #0]
 800e87a:	6a3b      	ldr	r3, [r7, #32]
 800e87c:	881b      	ldrh	r3, [r3, #0]
 800e87e:	b29b      	uxth	r3, r3
 800e880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e888:	b29a      	uxth	r2, r3
 800e88a:	6a3b      	ldr	r3, [r7, #32]
 800e88c:	801a      	strh	r2, [r3, #0]
 800e88e:	e061      	b.n	800e954 <PCD_EP_ISR_Handler+0x6d4>
 800e890:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e892:	785b      	ldrb	r3, [r3, #1]
 800e894:	2b01      	cmp	r3, #1
 800e896:	d15d      	bne.n	800e954 <PCD_EP_ISR_Handler+0x6d4>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e8a6:	b29b      	uxth	r3, r3
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8ac:	4413      	add	r3, r2
 800e8ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e8b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8b2:	781b      	ldrb	r3, [r3, #0]
 800e8b4:	011a      	lsls	r2, r3, #4
 800e8b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8b8:	4413      	add	r3, r2
 800e8ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800e8be:	62bb      	str	r3, [r7, #40]	; 0x28
 800e8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	801a      	strh	r2, [r3, #0]
 800e8c6:	e045      	b.n	800e954 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e8ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8d0:	785b      	ldrb	r3, [r3, #1]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d126      	bne.n	800e924 <PCD_EP_ISR_Handler+0x6a4>
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	637b      	str	r3, [r7, #52]	; 0x34
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e8e4:	b29b      	uxth	r3, r3
 800e8e6:	461a      	mov	r2, r3
 800e8e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8ea:	4413      	add	r3, r2
 800e8ec:	637b      	str	r3, [r7, #52]	; 0x34
 800e8ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8f0:	781b      	ldrb	r3, [r3, #0]
 800e8f2:	011a      	lsls	r2, r3, #4
 800e8f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8f6:	4413      	add	r3, r2
 800e8f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800e8fc:	633b      	str	r3, [r7, #48]	; 0x30
 800e8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e900:	881b      	ldrh	r3, [r3, #0]
 800e902:	b29b      	uxth	r3, r3
 800e904:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e908:	b29a      	uxth	r2, r3
 800e90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e90c:	801a      	strh	r2, [r3, #0]
 800e90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e910:	881b      	ldrh	r3, [r3, #0]
 800e912:	b29b      	uxth	r3, r3
 800e914:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e918:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e91c:	b29a      	uxth	r2, r3
 800e91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e920:	801a      	strh	r2, [r3, #0]
 800e922:	e017      	b.n	800e954 <PCD_EP_ISR_Handler+0x6d4>
 800e924:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e926:	785b      	ldrb	r3, [r3, #1]
 800e928:	2b01      	cmp	r3, #1
 800e92a:	d113      	bne.n	800e954 <PCD_EP_ISR_Handler+0x6d4>
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e934:	b29b      	uxth	r3, r3
 800e936:	461a      	mov	r2, r3
 800e938:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e93a:	4413      	add	r3, r2
 800e93c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e93e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	011a      	lsls	r2, r3, #4
 800e944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e946:	4413      	add	r3, r2
 800e948:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800e94c:	63bb      	str	r3, [r7, #56]	; 0x38
 800e94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e950:	2200      	movs	r2, #0
 800e952:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800e954:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	4619      	mov	r1, r3
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f006 fbf3 	bl	8015146 <HAL_PCD_DataInStageCallback>
 800e960:	e053      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800e962:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d146      	bne.n	800e9fc <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e976:	b29b      	uxth	r3, r3
 800e978:	461a      	mov	r2, r3
 800e97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e97c:	781b      	ldrb	r3, [r3, #0]
 800e97e:	00db      	lsls	r3, r3, #3
 800e980:	4413      	add	r3, r2
 800e982:	3302      	adds	r3, #2
 800e984:	005b      	lsls	r3, r3, #1
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	6812      	ldr	r2, [r2, #0]
 800e98a:	4413      	add	r3, r2
 800e98c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e990:	881b      	ldrh	r3, [r3, #0]
 800e992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e996:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800e99a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e99c:	699a      	ldr	r2, [r3, #24]
 800e99e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e9a2:	429a      	cmp	r2, r3
 800e9a4:	d907      	bls.n	800e9b6 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 800e9a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9a8:	699a      	ldr	r2, [r3, #24]
 800e9aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e9ae:	1ad2      	subs	r2, r2, r3
 800e9b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9b2:	619a      	str	r2, [r3, #24]
 800e9b4:	e002      	b.n	800e9bc <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 800e9b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800e9bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9be:	699b      	ldr	r3, [r3, #24]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d106      	bne.n	800e9d2 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800e9c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	4619      	mov	r1, r3
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f006 fbbb 	bl	8015146 <HAL_PCD_DataInStageCallback>
 800e9d0:	e01b      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800e9d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9d4:	695a      	ldr	r2, [r3, #20]
 800e9d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e9da:	441a      	add	r2, r3
 800e9dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9de:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800e9e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9e2:	69da      	ldr	r2, [r3, #28]
 800e9e4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e9e8:	441a      	add	r2, r3
 800e9ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9ec:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	f002 f97d 	bl	8010cf4 <USB_EPStartXfer>
 800e9fa:	e006      	b.n	800ea0a <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800e9fc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ea00:	461a      	mov	r2, r3
 800ea02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f000 f91b 	bl	800ec40 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ea12:	b29b      	uxth	r3, r3
 800ea14:	b21b      	sxth	r3, r3
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	f6ff ac37 	blt.w	800e28a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ea1c:	2300      	movs	r3, #0
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3758      	adds	r7, #88	; 0x58
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}

0800ea26 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ea26:	b580      	push	{r7, lr}
 800ea28:	b088      	sub	sp, #32
 800ea2a:	af00      	add	r7, sp, #0
 800ea2c:	60f8      	str	r0, [r7, #12]
 800ea2e:	60b9      	str	r1, [r7, #8]
 800ea30:	4613      	mov	r3, r2
 800ea32:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ea34:	88fb      	ldrh	r3, [r7, #6]
 800ea36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d07e      	beq.n	800eb3c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ea46:	b29b      	uxth	r3, r3
 800ea48:	461a      	mov	r2, r3
 800ea4a:	68bb      	ldr	r3, [r7, #8]
 800ea4c:	781b      	ldrb	r3, [r3, #0]
 800ea4e:	00db      	lsls	r3, r3, #3
 800ea50:	4413      	add	r3, r2
 800ea52:	3302      	adds	r3, #2
 800ea54:	005b      	lsls	r3, r3, #1
 800ea56:	68fa      	ldr	r2, [r7, #12]
 800ea58:	6812      	ldr	r2, [r2, #0]
 800ea5a:	4413      	add	r3, r2
 800ea5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ea60:	881b      	ldrh	r3, [r3, #0]
 800ea62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ea66:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ea68:	68bb      	ldr	r3, [r7, #8]
 800ea6a:	699a      	ldr	r2, [r3, #24]
 800ea6c:	8b7b      	ldrh	r3, [r7, #26]
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d306      	bcc.n	800ea80 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800ea72:	68bb      	ldr	r3, [r7, #8]
 800ea74:	699a      	ldr	r2, [r3, #24]
 800ea76:	8b7b      	ldrh	r3, [r7, #26]
 800ea78:	1ad2      	subs	r2, r2, r3
 800ea7a:	68bb      	ldr	r3, [r7, #8]
 800ea7c:	619a      	str	r2, [r3, #24]
 800ea7e:	e002      	b.n	800ea86 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	2200      	movs	r2, #0
 800ea84:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ea86:	68bb      	ldr	r3, [r7, #8]
 800ea88:	699b      	ldr	r3, [r3, #24]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d123      	bne.n	800ead6 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	461a      	mov	r2, r3
 800ea94:	68bb      	ldr	r3, [r7, #8]
 800ea96:	781b      	ldrb	r3, [r3, #0]
 800ea98:	009b      	lsls	r3, r3, #2
 800ea9a:	4413      	add	r3, r2
 800ea9c:	881b      	ldrh	r3, [r3, #0]
 800ea9e:	b29b      	uxth	r3, r3
 800eaa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eaa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eaa8:	833b      	strh	r3, [r7, #24]
 800eaaa:	8b3b      	ldrh	r3, [r7, #24]
 800eaac:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800eab0:	833b      	strh	r3, [r7, #24]
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	461a      	mov	r2, r3
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	009b      	lsls	r3, r3, #2
 800eabe:	441a      	add	r2, r3
 800eac0:	8b3b      	ldrh	r3, [r7, #24]
 800eac2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eac6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eaca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ead2:	b29b      	uxth	r3, r3
 800ead4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ead6:	88fb      	ldrh	r3, [r7, #6]
 800ead8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d01f      	beq.n	800eb20 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	461a      	mov	r2, r3
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	781b      	ldrb	r3, [r3, #0]
 800eaea:	009b      	lsls	r3, r3, #2
 800eaec:	4413      	add	r3, r2
 800eaee:	881b      	ldrh	r3, [r3, #0]
 800eaf0:	b29b      	uxth	r3, r3
 800eaf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eaf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eafa:	82fb      	strh	r3, [r7, #22]
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	461a      	mov	r2, r3
 800eb02:	68bb      	ldr	r3, [r7, #8]
 800eb04:	781b      	ldrb	r3, [r3, #0]
 800eb06:	009b      	lsls	r3, r3, #2
 800eb08:	441a      	add	r2, r3
 800eb0a:	8afb      	ldrh	r3, [r7, #22]
 800eb0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eb10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eb14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eb18:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800eb20:	8b7b      	ldrh	r3, [r7, #26]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	f000 8087 	beq.w	800ec36 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	6818      	ldr	r0, [r3, #0]
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	6959      	ldr	r1, [r3, #20]
 800eb30:	68bb      	ldr	r3, [r7, #8]
 800eb32:	891a      	ldrh	r2, [r3, #8]
 800eb34:	8b7b      	ldrh	r3, [r7, #26]
 800eb36:	f003 fe11 	bl	801275c <USB_ReadPMA>
 800eb3a:	e07c      	b.n	800ec36 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	461a      	mov	r2, r3
 800eb48:	68bb      	ldr	r3, [r7, #8]
 800eb4a:	781b      	ldrb	r3, [r3, #0]
 800eb4c:	00db      	lsls	r3, r3, #3
 800eb4e:	4413      	add	r3, r2
 800eb50:	3306      	adds	r3, #6
 800eb52:	005b      	lsls	r3, r3, #1
 800eb54:	68fa      	ldr	r2, [r7, #12]
 800eb56:	6812      	ldr	r2, [r2, #0]
 800eb58:	4413      	add	r3, r2
 800eb5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800eb5e:	881b      	ldrh	r3, [r3, #0]
 800eb60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eb64:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800eb66:	68bb      	ldr	r3, [r7, #8]
 800eb68:	699a      	ldr	r2, [r3, #24]
 800eb6a:	8b7b      	ldrh	r3, [r7, #26]
 800eb6c:	429a      	cmp	r2, r3
 800eb6e:	d306      	bcc.n	800eb7e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	699a      	ldr	r2, [r3, #24]
 800eb74:	8b7b      	ldrh	r3, [r7, #26]
 800eb76:	1ad2      	subs	r2, r2, r3
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	619a      	str	r2, [r3, #24]
 800eb7c:	e002      	b.n	800eb84 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800eb7e:	68bb      	ldr	r3, [r7, #8]
 800eb80:	2200      	movs	r2, #0
 800eb82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800eb84:	68bb      	ldr	r3, [r7, #8]
 800eb86:	699b      	ldr	r3, [r3, #24]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d123      	bne.n	800ebd4 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	461a      	mov	r2, r3
 800eb92:	68bb      	ldr	r3, [r7, #8]
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	009b      	lsls	r3, r3, #2
 800eb98:	4413      	add	r3, r2
 800eb9a:	881b      	ldrh	r3, [r3, #0]
 800eb9c:	b29b      	uxth	r3, r3
 800eb9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eba6:	83fb      	strh	r3, [r7, #30]
 800eba8:	8bfb      	ldrh	r3, [r7, #30]
 800ebaa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ebae:	83fb      	strh	r3, [r7, #30]
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	461a      	mov	r2, r3
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	009b      	lsls	r3, r3, #2
 800ebbc:	441a      	add	r2, r3
 800ebbe:	8bfb      	ldrh	r3, [r7, #30]
 800ebc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ebc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ebc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ebcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebd0:	b29b      	uxth	r3, r3
 800ebd2:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ebd4:	88fb      	ldrh	r3, [r7, #6]
 800ebd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d11f      	bne.n	800ec1e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	68bb      	ldr	r3, [r7, #8]
 800ebe6:	781b      	ldrb	r3, [r3, #0]
 800ebe8:	009b      	lsls	r3, r3, #2
 800ebea:	4413      	add	r3, r2
 800ebec:	881b      	ldrh	r3, [r3, #0]
 800ebee:	b29b      	uxth	r3, r3
 800ebf0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ebf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ebf8:	83bb      	strh	r3, [r7, #28]
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	68bb      	ldr	r3, [r7, #8]
 800ec02:	781b      	ldrb	r3, [r3, #0]
 800ec04:	009b      	lsls	r3, r3, #2
 800ec06:	441a      	add	r2, r3
 800ec08:	8bbb      	ldrh	r3, [r7, #28]
 800ec0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ec0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ec12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ec16:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ec1a:	b29b      	uxth	r3, r3
 800ec1c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ec1e:	8b7b      	ldrh	r3, [r7, #26]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d008      	beq.n	800ec36 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	6818      	ldr	r0, [r3, #0]
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	6959      	ldr	r1, [r3, #20]
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	895a      	ldrh	r2, [r3, #10]
 800ec30:	8b7b      	ldrh	r3, [r7, #26]
 800ec32:	f003 fd93 	bl	801275c <USB_ReadPMA>
    }
  }

  return count;
 800ec36:	8b7b      	ldrh	r3, [r7, #26]
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3720      	adds	r7, #32
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b0a4      	sub	sp, #144	; 0x90
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	60f8      	str	r0, [r7, #12]
 800ec48:	60b9      	str	r1, [r7, #8]
 800ec4a:	4613      	mov	r3, r2
 800ec4c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ec4e:	88fb      	ldrh	r3, [r7, #6]
 800ec50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	f000 81dd 	beq.w	800f014 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ec62:	b29b      	uxth	r3, r3
 800ec64:	461a      	mov	r2, r3
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	781b      	ldrb	r3, [r3, #0]
 800ec6a:	00db      	lsls	r3, r3, #3
 800ec6c:	4413      	add	r3, r2
 800ec6e:	3302      	adds	r3, #2
 800ec70:	005b      	lsls	r3, r3, #1
 800ec72:	68fa      	ldr	r2, [r7, #12]
 800ec74:	6812      	ldr	r2, [r2, #0]
 800ec76:	4413      	add	r3, r2
 800ec78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ec7c:	881b      	ldrh	r3, [r3, #0]
 800ec7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec82:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	699a      	ldr	r2, [r3, #24]
 800ec8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d907      	bls.n	800eca2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	699a      	ldr	r2, [r3, #24]
 800ec96:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ec9a:	1ad2      	subs	r2, r2, r3
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	619a      	str	r2, [r3, #24]
 800eca0:	e002      	b.n	800eca8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	2200      	movs	r2, #0
 800eca6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800eca8:	68bb      	ldr	r3, [r7, #8]
 800ecaa:	699b      	ldr	r3, [r3, #24]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f040 80b9 	bne.w	800ee24 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ecb2:	68bb      	ldr	r3, [r7, #8]
 800ecb4:	785b      	ldrb	r3, [r3, #1]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d126      	bne.n	800ed08 <HAL_PCD_EP_DB_Transmit+0xc8>
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ecc8:	b29b      	uxth	r3, r3
 800ecca:	461a      	mov	r2, r3
 800eccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecce:	4413      	add	r3, r2
 800ecd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ecd2:	68bb      	ldr	r3, [r7, #8]
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	011a      	lsls	r2, r3, #4
 800ecd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecda:	4413      	add	r3, r2
 800ecdc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ece0:	62bb      	str	r3, [r7, #40]	; 0x28
 800ece2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ece4:	881b      	ldrh	r3, [r3, #0]
 800ece6:	b29b      	uxth	r3, r3
 800ece8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ecec:	b29a      	uxth	r2, r3
 800ecee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecf0:	801a      	strh	r2, [r3, #0]
 800ecf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecf4:	881b      	ldrh	r3, [r3, #0]
 800ecf6:	b29b      	uxth	r3, r3
 800ecf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ecfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed00:	b29a      	uxth	r2, r3
 800ed02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed04:	801a      	strh	r2, [r3, #0]
 800ed06:	e01a      	b.n	800ed3e <HAL_PCD_EP_DB_Transmit+0xfe>
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	785b      	ldrb	r3, [r3, #1]
 800ed0c:	2b01      	cmp	r3, #1
 800ed0e:	d116      	bne.n	800ed3e <HAL_PCD_EP_DB_Transmit+0xfe>
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	637b      	str	r3, [r7, #52]	; 0x34
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	461a      	mov	r2, r3
 800ed22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed24:	4413      	add	r3, r2
 800ed26:	637b      	str	r3, [r7, #52]	; 0x34
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	011a      	lsls	r2, r3, #4
 800ed2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed30:	4413      	add	r3, r2
 800ed32:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ed36:	633b      	str	r3, [r7, #48]	; 0x30
 800ed38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	627b      	str	r3, [r7, #36]	; 0x24
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	785b      	ldrb	r3, [r3, #1]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d126      	bne.n	800ed9a <HAL_PCD_EP_DB_Transmit+0x15a>
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	61fb      	str	r3, [r7, #28]
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ed5a:	b29b      	uxth	r3, r3
 800ed5c:	461a      	mov	r2, r3
 800ed5e:	69fb      	ldr	r3, [r7, #28]
 800ed60:	4413      	add	r3, r2
 800ed62:	61fb      	str	r3, [r7, #28]
 800ed64:	68bb      	ldr	r3, [r7, #8]
 800ed66:	781b      	ldrb	r3, [r3, #0]
 800ed68:	011a      	lsls	r2, r3, #4
 800ed6a:	69fb      	ldr	r3, [r7, #28]
 800ed6c:	4413      	add	r3, r2
 800ed6e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ed72:	61bb      	str	r3, [r7, #24]
 800ed74:	69bb      	ldr	r3, [r7, #24]
 800ed76:	881b      	ldrh	r3, [r3, #0]
 800ed78:	b29b      	uxth	r3, r3
 800ed7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed7e:	b29a      	uxth	r2, r3
 800ed80:	69bb      	ldr	r3, [r7, #24]
 800ed82:	801a      	strh	r2, [r3, #0]
 800ed84:	69bb      	ldr	r3, [r7, #24]
 800ed86:	881b      	ldrh	r3, [r3, #0]
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed92:	b29a      	uxth	r2, r3
 800ed94:	69bb      	ldr	r3, [r7, #24]
 800ed96:	801a      	strh	r2, [r3, #0]
 800ed98:	e017      	b.n	800edca <HAL_PCD_EP_DB_Transmit+0x18a>
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	785b      	ldrb	r3, [r3, #1]
 800ed9e:	2b01      	cmp	r3, #1
 800eda0:	d113      	bne.n	800edca <HAL_PCD_EP_DB_Transmit+0x18a>
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800edaa:	b29b      	uxth	r3, r3
 800edac:	461a      	mov	r2, r3
 800edae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edb0:	4413      	add	r3, r2
 800edb2:	627b      	str	r3, [r7, #36]	; 0x24
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	011a      	lsls	r2, r3, #4
 800edba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edbc:	4413      	add	r3, r2
 800edbe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800edc2:	623b      	str	r3, [r7, #32]
 800edc4:	6a3b      	ldr	r3, [r7, #32]
 800edc6:	2200      	movs	r2, #0
 800edc8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	781b      	ldrb	r3, [r3, #0]
 800edce:	4619      	mov	r1, r3
 800edd0:	68f8      	ldr	r0, [r7, #12]
 800edd2:	f006 f9b8 	bl	8015146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800edd6:	88fb      	ldrh	r3, [r7, #6]
 800edd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eddc:	2b00      	cmp	r3, #0
 800edde:	f000 82fc 	beq.w	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	461a      	mov	r2, r3
 800ede8:	68bb      	ldr	r3, [r7, #8]
 800edea:	781b      	ldrb	r3, [r3, #0]
 800edec:	009b      	lsls	r3, r3, #2
 800edee:	4413      	add	r3, r2
 800edf0:	881b      	ldrh	r3, [r3, #0]
 800edf2:	b29b      	uxth	r3, r3
 800edf4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800edf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edfc:	82fb      	strh	r3, [r7, #22]
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	461a      	mov	r2, r3
 800ee04:	68bb      	ldr	r3, [r7, #8]
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	009b      	lsls	r3, r3, #2
 800ee0a:	441a      	add	r2, r3
 800ee0c:	8afb      	ldrh	r3, [r7, #22]
 800ee0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ee12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ee16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ee1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee1e:	b29b      	uxth	r3, r3
 800ee20:	8013      	strh	r3, [r2, #0]
 800ee22:	e2da      	b.n	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ee24:	88fb      	ldrh	r3, [r7, #6]
 800ee26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d021      	beq.n	800ee72 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	461a      	mov	r2, r3
 800ee34:	68bb      	ldr	r3, [r7, #8]
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	009b      	lsls	r3, r3, #2
 800ee3a:	4413      	add	r3, r2
 800ee3c:	881b      	ldrh	r3, [r3, #0]
 800ee3e:	b29b      	uxth	r3, r3
 800ee40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ee44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ee48:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	461a      	mov	r2, r3
 800ee52:	68bb      	ldr	r3, [r7, #8]
 800ee54:	781b      	ldrb	r3, [r3, #0]
 800ee56:	009b      	lsls	r3, r3, #2
 800ee58:	441a      	add	r2, r3
 800ee5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ee5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ee62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ee66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ee6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee6e:	b29b      	uxth	r3, r3
 800ee70:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800ee72:	68bb      	ldr	r3, [r7, #8]
 800ee74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	f040 82ae 	bne.w	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800ee7e:	68bb      	ldr	r3, [r7, #8]
 800ee80:	695a      	ldr	r2, [r3, #20]
 800ee82:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ee86:	441a      	add	r2, r3
 800ee88:	68bb      	ldr	r3, [r7, #8]
 800ee8a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ee8c:	68bb      	ldr	r3, [r7, #8]
 800ee8e:	69da      	ldr	r2, [r3, #28]
 800ee90:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ee94:	441a      	add	r2, r3
 800ee96:	68bb      	ldr	r3, [r7, #8]
 800ee98:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	6a1a      	ldr	r2, [r3, #32]
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	691b      	ldr	r3, [r3, #16]
 800eea2:	429a      	cmp	r2, r3
 800eea4:	d30b      	bcc.n	800eebe <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	691b      	ldr	r3, [r3, #16]
 800eeaa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	6a1a      	ldr	r2, [r3, #32]
 800eeb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eeb6:	1ad2      	subs	r2, r2, r3
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	621a      	str	r2, [r3, #32]
 800eebc:	e017      	b.n	800eeee <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800eebe:	68bb      	ldr	r3, [r7, #8]
 800eec0:	6a1b      	ldr	r3, [r3, #32]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d108      	bne.n	800eed8 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800eec6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800eeca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	2200      	movs	r2, #0
 800eed2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800eed6:	e00a      	b.n	800eeee <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	2200      	movs	r2, #0
 800eedc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800eee0:	68bb      	ldr	r3, [r7, #8]
 800eee2:	6a1b      	ldr	r3, [r3, #32]
 800eee4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800eee8:	68bb      	ldr	r3, [r7, #8]
 800eeea:	2200      	movs	r2, #0
 800eeec:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800eeee:	68bb      	ldr	r3, [r7, #8]
 800eef0:	785b      	ldrb	r3, [r3, #1]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d165      	bne.n	800efc2 <HAL_PCD_EP_DB_Transmit+0x382>
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ef04:	b29b      	uxth	r3, r3
 800ef06:	461a      	mov	r2, r3
 800ef08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef0a:	4413      	add	r3, r2
 800ef0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	781b      	ldrb	r3, [r3, #0]
 800ef12:	011a      	lsls	r2, r3, #4
 800ef14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef16:	4413      	add	r3, r2
 800ef18:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ef1c:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef20:	881b      	ldrh	r3, [r3, #0]
 800ef22:	b29b      	uxth	r3, r3
 800ef24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef28:	b29a      	uxth	r2, r3
 800ef2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef2c:	801a      	strh	r2, [r3, #0]
 800ef2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef32:	2b3e      	cmp	r3, #62	; 0x3e
 800ef34:	d91d      	bls.n	800ef72 <HAL_PCD_EP_DB_Transmit+0x332>
 800ef36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef3a:	095b      	lsrs	r3, r3, #5
 800ef3c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ef3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef42:	f003 031f 	and.w	r3, r3, #31
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d102      	bne.n	800ef50 <HAL_PCD_EP_DB_Transmit+0x310>
 800ef4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef4c:	3b01      	subs	r3, #1
 800ef4e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ef50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef52:	881b      	ldrh	r3, [r3, #0]
 800ef54:	b29a      	uxth	r2, r3
 800ef56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef58:	b29b      	uxth	r3, r3
 800ef5a:	029b      	lsls	r3, r3, #10
 800ef5c:	b29b      	uxth	r3, r3
 800ef5e:	4313      	orrs	r3, r2
 800ef60:	b29b      	uxth	r3, r3
 800ef62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef6a:	b29a      	uxth	r2, r3
 800ef6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef6e:	801a      	strh	r2, [r3, #0]
 800ef70:	e044      	b.n	800effc <HAL_PCD_EP_DB_Transmit+0x3bc>
 800ef72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d10a      	bne.n	800ef90 <HAL_PCD_EP_DB_Transmit+0x350>
 800ef7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef7c:	881b      	ldrh	r3, [r3, #0]
 800ef7e:	b29b      	uxth	r3, r3
 800ef80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef88:	b29a      	uxth	r2, r3
 800ef8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef8c:	801a      	strh	r2, [r3, #0]
 800ef8e:	e035      	b.n	800effc <HAL_PCD_EP_DB_Transmit+0x3bc>
 800ef90:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef94:	085b      	lsrs	r3, r3, #1
 800ef96:	64bb      	str	r3, [r7, #72]	; 0x48
 800ef98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef9c:	f003 0301 	and.w	r3, r3, #1
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d002      	beq.n	800efaa <HAL_PCD_EP_DB_Transmit+0x36a>
 800efa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800efa6:	3301      	adds	r3, #1
 800efa8:	64bb      	str	r3, [r7, #72]	; 0x48
 800efaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efac:	881b      	ldrh	r3, [r3, #0]
 800efae:	b29a      	uxth	r2, r3
 800efb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800efb2:	b29b      	uxth	r3, r3
 800efb4:	029b      	lsls	r3, r3, #10
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	4313      	orrs	r3, r2
 800efba:	b29a      	uxth	r2, r3
 800efbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efbe:	801a      	strh	r2, [r3, #0]
 800efc0:	e01c      	b.n	800effc <HAL_PCD_EP_DB_Transmit+0x3bc>
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	785b      	ldrb	r3, [r3, #1]
 800efc6:	2b01      	cmp	r3, #1
 800efc8:	d118      	bne.n	800effc <HAL_PCD_EP_DB_Transmit+0x3bc>
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	647b      	str	r3, [r7, #68]	; 0x44
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800efd8:	b29b      	uxth	r3, r3
 800efda:	461a      	mov	r2, r3
 800efdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efde:	4413      	add	r3, r2
 800efe0:	647b      	str	r3, [r7, #68]	; 0x44
 800efe2:	68bb      	ldr	r3, [r7, #8]
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	011a      	lsls	r2, r3, #4
 800efe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efea:	4413      	add	r3, r2
 800efec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800eff0:	643b      	str	r3, [r7, #64]	; 0x40
 800eff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eff6:	b29a      	uxth	r2, r3
 800eff8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800effa:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	6818      	ldr	r0, [r3, #0]
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	6959      	ldr	r1, [r3, #20]
 800f004:	68bb      	ldr	r3, [r7, #8]
 800f006:	891a      	ldrh	r2, [r3, #8]
 800f008:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f00c:	b29b      	uxth	r3, r3
 800f00e:	f003 fb60 	bl	80126d2 <USB_WritePMA>
 800f012:	e1e2      	b.n	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f01c:	b29b      	uxth	r3, r3
 800f01e:	461a      	mov	r2, r3
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	781b      	ldrb	r3, [r3, #0]
 800f024:	00db      	lsls	r3, r3, #3
 800f026:	4413      	add	r3, r2
 800f028:	3306      	adds	r3, #6
 800f02a:	005b      	lsls	r3, r3, #1
 800f02c:	68fa      	ldr	r2, [r7, #12]
 800f02e:	6812      	ldr	r2, [r2, #0]
 800f030:	4413      	add	r3, r2
 800f032:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f036:	881b      	ldrh	r3, [r3, #0]
 800f038:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f03c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800f040:	68bb      	ldr	r3, [r7, #8]
 800f042:	699a      	ldr	r2, [r3, #24]
 800f044:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800f048:	429a      	cmp	r2, r3
 800f04a:	d307      	bcc.n	800f05c <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	699a      	ldr	r2, [r3, #24]
 800f050:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800f054:	1ad2      	subs	r2, r2, r3
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	619a      	str	r2, [r3, #24]
 800f05a:	e002      	b.n	800f062 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	2200      	movs	r2, #0
 800f060:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	699b      	ldr	r3, [r3, #24]
 800f066:	2b00      	cmp	r3, #0
 800f068:	f040 80c0 	bne.w	800f1ec <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	785b      	ldrb	r3, [r3, #1]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d126      	bne.n	800f0c2 <HAL_PCD_EP_DB_Transmit+0x482>
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f082:	b29b      	uxth	r3, r3
 800f084:	461a      	mov	r2, r3
 800f086:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f088:	4413      	add	r3, r2
 800f08a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	781b      	ldrb	r3, [r3, #0]
 800f090:	011a      	lsls	r2, r3, #4
 800f092:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f094:	4413      	add	r3, r2
 800f096:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800f09a:	67bb      	str	r3, [r7, #120]	; 0x78
 800f09c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f09e:	881b      	ldrh	r3, [r3, #0]
 800f0a0:	b29b      	uxth	r3, r3
 800f0a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0a6:	b29a      	uxth	r2, r3
 800f0a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f0aa:	801a      	strh	r2, [r3, #0]
 800f0ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f0ae:	881b      	ldrh	r3, [r3, #0]
 800f0b0:	b29b      	uxth	r3, r3
 800f0b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0ba:	b29a      	uxth	r2, r3
 800f0bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f0be:	801a      	strh	r2, [r3, #0]
 800f0c0:	e01a      	b.n	800f0f8 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800f0c2:	68bb      	ldr	r3, [r7, #8]
 800f0c4:	785b      	ldrb	r3, [r3, #1]
 800f0c6:	2b01      	cmp	r3, #1
 800f0c8:	d116      	bne.n	800f0f8 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	667b      	str	r3, [r7, #100]	; 0x64
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f0d8:	b29b      	uxth	r3, r3
 800f0da:	461a      	mov	r2, r3
 800f0dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f0de:	4413      	add	r3, r2
 800f0e0:	667b      	str	r3, [r7, #100]	; 0x64
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	781b      	ldrb	r3, [r3, #0]
 800f0e6:	011a      	lsls	r2, r3, #4
 800f0e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f0ea:	4413      	add	r3, r2
 800f0ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800f0f0:	663b      	str	r3, [r7, #96]	; 0x60
 800f0f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	677b      	str	r3, [r7, #116]	; 0x74
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	785b      	ldrb	r3, [r3, #1]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d12b      	bne.n	800f15e <HAL_PCD_EP_DB_Transmit+0x51e>
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f114:	b29b      	uxth	r3, r3
 800f116:	461a      	mov	r2, r3
 800f118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f11a:	4413      	add	r3, r2
 800f11c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f11e:	68bb      	ldr	r3, [r7, #8]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	011a      	lsls	r2, r3, #4
 800f124:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f126:	4413      	add	r3, r2
 800f128:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800f12c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f130:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f134:	881b      	ldrh	r3, [r3, #0]
 800f136:	b29b      	uxth	r3, r3
 800f138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f13c:	b29a      	uxth	r2, r3
 800f13e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f142:	801a      	strh	r2, [r3, #0]
 800f144:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f148:	881b      	ldrh	r3, [r3, #0]
 800f14a:	b29b      	uxth	r3, r3
 800f14c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f150:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f154:	b29a      	uxth	r2, r3
 800f156:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f15a:	801a      	strh	r2, [r3, #0]
 800f15c:	e017      	b.n	800f18e <HAL_PCD_EP_DB_Transmit+0x54e>
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	785b      	ldrb	r3, [r3, #1]
 800f162:	2b01      	cmp	r3, #1
 800f164:	d113      	bne.n	800f18e <HAL_PCD_EP_DB_Transmit+0x54e>
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f16e:	b29b      	uxth	r3, r3
 800f170:	461a      	mov	r2, r3
 800f172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f174:	4413      	add	r3, r2
 800f176:	677b      	str	r3, [r7, #116]	; 0x74
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	781b      	ldrb	r3, [r3, #0]
 800f17c:	011a      	lsls	r2, r3, #4
 800f17e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f180:	4413      	add	r3, r2
 800f182:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800f186:	673b      	str	r3, [r7, #112]	; 0x70
 800f188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f18a:	2200      	movs	r2, #0
 800f18c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f18e:	68bb      	ldr	r3, [r7, #8]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	4619      	mov	r1, r3
 800f194:	68f8      	ldr	r0, [r7, #12]
 800f196:	f005 ffd6 	bl	8015146 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f19a:	88fb      	ldrh	r3, [r7, #6]
 800f19c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	f040 811a 	bne.w	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	461a      	mov	r2, r3
 800f1ac:	68bb      	ldr	r3, [r7, #8]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	009b      	lsls	r3, r3, #2
 800f1b2:	4413      	add	r3, r2
 800f1b4:	881b      	ldrh	r3, [r3, #0]
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f1bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f1c0:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	461a      	mov	r2, r3
 800f1ca:	68bb      	ldr	r3, [r7, #8]
 800f1cc:	781b      	ldrb	r3, [r3, #0]
 800f1ce:	009b      	lsls	r3, r3, #2
 800f1d0:	441a      	add	r2, r3
 800f1d2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800f1d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f1da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f1de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f1e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1e6:	b29b      	uxth	r3, r3
 800f1e8:	8013      	strh	r3, [r2, #0]
 800f1ea:	e0f6      	b.n	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f1ec:	88fb      	ldrh	r3, [r7, #6]
 800f1ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d121      	bne.n	800f23a <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	68bb      	ldr	r3, [r7, #8]
 800f1fe:	781b      	ldrb	r3, [r3, #0]
 800f200:	009b      	lsls	r3, r3, #2
 800f202:	4413      	add	r3, r2
 800f204:	881b      	ldrh	r3, [r3, #0]
 800f206:	b29b      	uxth	r3, r3
 800f208:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f20c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f210:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	461a      	mov	r2, r3
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	009b      	lsls	r3, r3, #2
 800f220:	441a      	add	r2, r3
 800f222:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f226:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f22a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f22e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f232:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f236:	b29b      	uxth	r3, r3
 800f238:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800f23a:	68bb      	ldr	r3, [r7, #8]
 800f23c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f240:	2b01      	cmp	r3, #1
 800f242:	f040 80ca 	bne.w	800f3da <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	695a      	ldr	r2, [r3, #20]
 800f24a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800f24e:	441a      	add	r2, r3
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	69da      	ldr	r2, [r3, #28]
 800f258:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800f25c:	441a      	add	r2, r3
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	6a1a      	ldr	r2, [r3, #32]
 800f266:	68bb      	ldr	r3, [r7, #8]
 800f268:	691b      	ldr	r3, [r3, #16]
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d30b      	bcc.n	800f286 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	6a1a      	ldr	r2, [r3, #32]
 800f27a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f27e:	1ad2      	subs	r2, r2, r3
 800f280:	68bb      	ldr	r3, [r7, #8]
 800f282:	621a      	str	r2, [r3, #32]
 800f284:	e017      	b.n	800f2b6 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	6a1b      	ldr	r3, [r3, #32]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d108      	bne.n	800f2a0 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 800f28e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800f292:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800f296:	68bb      	ldr	r3, [r7, #8]
 800f298:	2200      	movs	r2, #0
 800f29a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800f29e:	e00a      	b.n	800f2b6 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	6a1b      	ldr	r3, [r3, #32]
 800f2a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	657b      	str	r3, [r7, #84]	; 0x54
 800f2bc:	68bb      	ldr	r3, [r7, #8]
 800f2be:	785b      	ldrb	r3, [r3, #1]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d165      	bne.n	800f390 <HAL_PCD_EP_DB_Transmit+0x750>
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f2d8:	4413      	add	r3, r2
 800f2da:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	011a      	lsls	r2, r3, #4
 800f2e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f2e4:	4413      	add	r3, r2
 800f2e6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800f2ea:	65bb      	str	r3, [r7, #88]	; 0x58
 800f2ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f2ee:	881b      	ldrh	r3, [r3, #0]
 800f2f0:	b29b      	uxth	r3, r3
 800f2f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f2f6:	b29a      	uxth	r2, r3
 800f2f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f2fa:	801a      	strh	r2, [r3, #0]
 800f2fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f300:	2b3e      	cmp	r3, #62	; 0x3e
 800f302:	d91d      	bls.n	800f340 <HAL_PCD_EP_DB_Transmit+0x700>
 800f304:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f308:	095b      	lsrs	r3, r3, #5
 800f30a:	66bb      	str	r3, [r7, #104]	; 0x68
 800f30c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f310:	f003 031f 	and.w	r3, r3, #31
 800f314:	2b00      	cmp	r3, #0
 800f316:	d102      	bne.n	800f31e <HAL_PCD_EP_DB_Transmit+0x6de>
 800f318:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f31a:	3b01      	subs	r3, #1
 800f31c:	66bb      	str	r3, [r7, #104]	; 0x68
 800f31e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f320:	881b      	ldrh	r3, [r3, #0]
 800f322:	b29a      	uxth	r2, r3
 800f324:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f326:	b29b      	uxth	r3, r3
 800f328:	029b      	lsls	r3, r3, #10
 800f32a:	b29b      	uxth	r3, r3
 800f32c:	4313      	orrs	r3, r2
 800f32e:	b29b      	uxth	r3, r3
 800f330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f338:	b29a      	uxth	r2, r3
 800f33a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f33c:	801a      	strh	r2, [r3, #0]
 800f33e:	e041      	b.n	800f3c4 <HAL_PCD_EP_DB_Transmit+0x784>
 800f340:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f344:	2b00      	cmp	r3, #0
 800f346:	d10a      	bne.n	800f35e <HAL_PCD_EP_DB_Transmit+0x71e>
 800f348:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f34a:	881b      	ldrh	r3, [r3, #0]
 800f34c:	b29b      	uxth	r3, r3
 800f34e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f356:	b29a      	uxth	r2, r3
 800f358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f35a:	801a      	strh	r2, [r3, #0]
 800f35c:	e032      	b.n	800f3c4 <HAL_PCD_EP_DB_Transmit+0x784>
 800f35e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f362:	085b      	lsrs	r3, r3, #1
 800f364:	66bb      	str	r3, [r7, #104]	; 0x68
 800f366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f36a:	f003 0301 	and.w	r3, r3, #1
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d002      	beq.n	800f378 <HAL_PCD_EP_DB_Transmit+0x738>
 800f372:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f374:	3301      	adds	r3, #1
 800f376:	66bb      	str	r3, [r7, #104]	; 0x68
 800f378:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f37a:	881b      	ldrh	r3, [r3, #0]
 800f37c:	b29a      	uxth	r2, r3
 800f37e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f380:	b29b      	uxth	r3, r3
 800f382:	029b      	lsls	r3, r3, #10
 800f384:	b29b      	uxth	r3, r3
 800f386:	4313      	orrs	r3, r2
 800f388:	b29a      	uxth	r2, r3
 800f38a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f38c:	801a      	strh	r2, [r3, #0]
 800f38e:	e019      	b.n	800f3c4 <HAL_PCD_EP_DB_Transmit+0x784>
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	785b      	ldrb	r3, [r3, #1]
 800f394:	2b01      	cmp	r3, #1
 800f396:	d115      	bne.n	800f3c4 <HAL_PCD_EP_DB_Transmit+0x784>
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f3a0:	b29b      	uxth	r3, r3
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f3a6:	4413      	add	r3, r2
 800f3a8:	657b      	str	r3, [r7, #84]	; 0x54
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	011a      	lsls	r2, r3, #4
 800f3b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f3b2:	4413      	add	r3, r2
 800f3b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800f3b8:	653b      	str	r3, [r7, #80]	; 0x50
 800f3ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f3be:	b29a      	uxth	r2, r3
 800f3c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f3c2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	6818      	ldr	r0, [r3, #0]
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	6959      	ldr	r1, [r3, #20]
 800f3cc:	68bb      	ldr	r3, [r7, #8]
 800f3ce:	895a      	ldrh	r2, [r3, #10]
 800f3d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f3d4:	b29b      	uxth	r3, r3
 800f3d6:	f003 f97c 	bl	80126d2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	461a      	mov	r2, r3
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	781b      	ldrb	r3, [r3, #0]
 800f3e4:	009b      	lsls	r3, r3, #2
 800f3e6:	4413      	add	r3, r2
 800f3e8:	881b      	ldrh	r3, [r3, #0]
 800f3ea:	b29b      	uxth	r3, r3
 800f3ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f3f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3f4:	82bb      	strh	r3, [r7, #20]
 800f3f6:	8abb      	ldrh	r3, [r7, #20]
 800f3f8:	f083 0310 	eor.w	r3, r3, #16
 800f3fc:	82bb      	strh	r3, [r7, #20]
 800f3fe:	8abb      	ldrh	r3, [r7, #20]
 800f400:	f083 0320 	eor.w	r3, r3, #32
 800f404:	82bb      	strh	r3, [r7, #20]
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	461a      	mov	r2, r3
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	781b      	ldrb	r3, [r3, #0]
 800f410:	009b      	lsls	r3, r3, #2
 800f412:	441a      	add	r2, r3
 800f414:	8abb      	ldrh	r3, [r7, #20]
 800f416:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f41a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f41e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f426:	b29b      	uxth	r3, r3
 800f428:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800f42a:	2300      	movs	r3, #0
}
 800f42c:	4618      	mov	r0, r3
 800f42e:	3790      	adds	r7, #144	; 0x90
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}

0800f434 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800f434:	b480      	push	{r7}
 800f436:	b087      	sub	sp, #28
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	607b      	str	r3, [r7, #4]
 800f43e:	460b      	mov	r3, r1
 800f440:	817b      	strh	r3, [r7, #10]
 800f442:	4613      	mov	r3, r2
 800f444:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800f446:	897b      	ldrh	r3, [r7, #10]
 800f448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f44c:	b29b      	uxth	r3, r3
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d00b      	beq.n	800f46a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f452:	897b      	ldrh	r3, [r7, #10]
 800f454:	f003 0307 	and.w	r3, r3, #7
 800f458:	1c5a      	adds	r2, r3, #1
 800f45a:	4613      	mov	r3, r2
 800f45c:	009b      	lsls	r3, r3, #2
 800f45e:	4413      	add	r3, r2
 800f460:	00db      	lsls	r3, r3, #3
 800f462:	68fa      	ldr	r2, [r7, #12]
 800f464:	4413      	add	r3, r2
 800f466:	617b      	str	r3, [r7, #20]
 800f468:	e009      	b.n	800f47e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800f46a:	897a      	ldrh	r2, [r7, #10]
 800f46c:	4613      	mov	r3, r2
 800f46e:	009b      	lsls	r3, r3, #2
 800f470:	4413      	add	r3, r2
 800f472:	00db      	lsls	r3, r3, #3
 800f474:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800f478:	68fa      	ldr	r2, [r7, #12]
 800f47a:	4413      	add	r3, r2
 800f47c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800f47e:	893b      	ldrh	r3, [r7, #8]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d107      	bne.n	800f494 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	2200      	movs	r2, #0
 800f488:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	b29a      	uxth	r2, r3
 800f48e:	697b      	ldr	r3, [r7, #20]
 800f490:	80da      	strh	r2, [r3, #6]
 800f492:	e00b      	b.n	800f4ac <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	2201      	movs	r2, #1
 800f498:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	b29a      	uxth	r2, r3
 800f49e:	697b      	ldr	r3, [r7, #20]
 800f4a0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	0c1b      	lsrs	r3, r3, #16
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f4ac:	2300      	movs	r3, #0
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	371c      	adds	r7, #28
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bc80      	pop	{r7}
 800f4b6:	4770      	bx	lr

0800f4b8 <LL_GPIO_SetPinMode>:
{
 800f4b8:	b490      	push	{r4, r7}
 800f4ba:	b088      	sub	sp, #32
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	60f8      	str	r0, [r7, #12]
 800f4c0:	60b9      	str	r1, [r7, #8]
 800f4c2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	461a      	mov	r2, r3
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	0e1b      	lsrs	r3, r3, #24
 800f4cc:	4413      	add	r3, r2
 800f4ce:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800f4d0:	6822      	ldr	r2, [r4, #0]
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	fa93 f3a3 	rbit	r3, r3
 800f4dc:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	fab3 f383 	clz	r3, r3
 800f4e4:	b2db      	uxtb	r3, r3
 800f4e6:	009b      	lsls	r3, r3, #2
 800f4e8:	210f      	movs	r1, #15
 800f4ea:	fa01 f303 	lsl.w	r3, r1, r3
 800f4ee:	43db      	mvns	r3, r3
 800f4f0:	401a      	ands	r2, r3
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f4f6:	69fb      	ldr	r3, [r7, #28]
 800f4f8:	fa93 f3a3 	rbit	r3, r3
 800f4fc:	61bb      	str	r3, [r7, #24]
  return result;
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	fab3 f383 	clz	r3, r3
 800f504:	b2db      	uxtb	r3, r3
 800f506:	009b      	lsls	r3, r3, #2
 800f508:	6879      	ldr	r1, [r7, #4]
 800f50a:	fa01 f303 	lsl.w	r3, r1, r3
 800f50e:	4313      	orrs	r3, r2
 800f510:	6023      	str	r3, [r4, #0]
}
 800f512:	bf00      	nop
 800f514:	3720      	adds	r7, #32
 800f516:	46bd      	mov	sp, r7
 800f518:	bc90      	pop	{r4, r7}
 800f51a:	4770      	bx	lr

0800f51c <LL_GPIO_SetPinSpeed>:
{
 800f51c:	b490      	push	{r4, r7}
 800f51e:	b088      	sub	sp, #32
 800f520:	af00      	add	r7, sp, #0
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	461a      	mov	r2, r3
 800f52c:	68bb      	ldr	r3, [r7, #8]
 800f52e:	0e1b      	lsrs	r3, r3, #24
 800f530:	4413      	add	r3, r2
 800f532:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800f534:	6822      	ldr	r2, [r4, #0]
 800f536:	68bb      	ldr	r3, [r7, #8]
 800f538:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f53a:	697b      	ldr	r3, [r7, #20]
 800f53c:	fa93 f3a3 	rbit	r3, r3
 800f540:	613b      	str	r3, [r7, #16]
  return result;
 800f542:	693b      	ldr	r3, [r7, #16]
 800f544:	fab3 f383 	clz	r3, r3
 800f548:	b2db      	uxtb	r3, r3
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	2103      	movs	r1, #3
 800f54e:	fa01 f303 	lsl.w	r3, r1, r3
 800f552:	43db      	mvns	r3, r3
 800f554:	401a      	ands	r2, r3
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f55a:	69fb      	ldr	r3, [r7, #28]
 800f55c:	fa93 f3a3 	rbit	r3, r3
 800f560:	61bb      	str	r3, [r7, #24]
  return result;
 800f562:	69bb      	ldr	r3, [r7, #24]
 800f564:	fab3 f383 	clz	r3, r3
 800f568:	b2db      	uxtb	r3, r3
 800f56a:	009b      	lsls	r3, r3, #2
 800f56c:	6879      	ldr	r1, [r7, #4]
 800f56e:	fa01 f303 	lsl.w	r3, r1, r3
 800f572:	4313      	orrs	r3, r2
 800f574:	6023      	str	r3, [r4, #0]
}
 800f576:	bf00      	nop
 800f578:	3720      	adds	r7, #32
 800f57a:	46bd      	mov	sp, r7
 800f57c:	bc90      	pop	{r4, r7}
 800f57e:	4770      	bx	lr

0800f580 <LL_GPIO_SetPinOutputType>:
{
 800f580:	b490      	push	{r4, r7}
 800f582:	b088      	sub	sp, #32
 800f584:	af00      	add	r7, sp, #0
 800f586:	60f8      	str	r0, [r7, #12]
 800f588:	60b9      	str	r1, [r7, #8]
 800f58a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	461a      	mov	r2, r3
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	0e1b      	lsrs	r3, r3, #24
 800f594:	4413      	add	r3, r2
 800f596:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 800f598:	6822      	ldr	r2, [r4, #0]
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f59e:	697b      	ldr	r3, [r7, #20]
 800f5a0:	fa93 f3a3 	rbit	r3, r3
 800f5a4:	613b      	str	r3, [r7, #16]
  return result;
 800f5a6:	693b      	ldr	r3, [r7, #16]
 800f5a8:	fab3 f383 	clz	r3, r3
 800f5ac:	b2db      	uxtb	r3, r3
 800f5ae:	009b      	lsls	r3, r3, #2
 800f5b0:	2104      	movs	r1, #4
 800f5b2:	fa01 f303 	lsl.w	r3, r1, r3
 800f5b6:	43db      	mvns	r3, r3
 800f5b8:	401a      	ands	r2, r3
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f5be:	69fb      	ldr	r3, [r7, #28]
 800f5c0:	fa93 f3a3 	rbit	r3, r3
 800f5c4:	61bb      	str	r3, [r7, #24]
  return result;
 800f5c6:	69bb      	ldr	r3, [r7, #24]
 800f5c8:	fab3 f383 	clz	r3, r3
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	009b      	lsls	r3, r3, #2
 800f5d0:	6879      	ldr	r1, [r7, #4]
 800f5d2:	fa01 f303 	lsl.w	r3, r1, r3
 800f5d6:	4313      	orrs	r3, r2
 800f5d8:	6023      	str	r3, [r4, #0]
}
 800f5da:	bf00      	nop
 800f5dc:	3720      	adds	r7, #32
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bc90      	pop	{r4, r7}
 800f5e2:	4770      	bx	lr

0800f5e4 <LL_GPIO_SetPinPull>:
{
 800f5e4:	b480      	push	{r7}
 800f5e6:	b087      	sub	sp, #28
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	60f8      	str	r0, [r7, #12]
 800f5ec:	60b9      	str	r1, [r7, #8]
 800f5ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	68da      	ldr	r2, [r3, #12]
 800f5f4:	68bb      	ldr	r3, [r7, #8]
 800f5f6:	0a1b      	lsrs	r3, r3, #8
 800f5f8:	43db      	mvns	r3, r3
 800f5fa:	401a      	ands	r2, r3
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	0a1b      	lsrs	r3, r3, #8
 800f600:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f602:	697b      	ldr	r3, [r7, #20]
 800f604:	fa93 f3a3 	rbit	r3, r3
 800f608:	613b      	str	r3, [r7, #16]
  return result;
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	fab3 f383 	clz	r3, r3
 800f610:	b2db      	uxtb	r3, r3
 800f612:	4619      	mov	r1, r3
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	408b      	lsls	r3, r1
 800f618:	431a      	orrs	r2, r3
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	60da      	str	r2, [r3, #12]
}
 800f61e:	bf00      	nop
 800f620:	371c      	adds	r7, #28
 800f622:	46bd      	mov	sp, r7
 800f624:	bc80      	pop	{r7}
 800f626:	4770      	bx	lr

0800f628 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b088      	sub	sp, #32
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	021b      	lsls	r3, r3, #8
 800f638:	0c1b      	lsrs	r3, r3, #16
 800f63a:	617b      	str	r3, [r7, #20]
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f640:	693b      	ldr	r3, [r7, #16]
 800f642:	fa93 f3a3 	rbit	r3, r3
 800f646:	60fb      	str	r3, [r7, #12]
  return result;
 800f648:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 800f64a:	fab3 f383 	clz	r3, r3
 800f64e:	b2db      	uxtb	r3, r3
 800f650:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800f652:	e044      	b.n	800f6de <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800f654:	2201      	movs	r2, #1
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	409a      	lsls	r2, r3
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	4013      	ands	r3, r2
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d03a      	beq.n	800f6d8 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800f662:	69fb      	ldr	r3, [r7, #28]
 800f664:	2b07      	cmp	r3, #7
 800f666:	d806      	bhi.n	800f676 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 800f668:	f240 1201 	movw	r2, #257	; 0x101
 800f66c:	69fb      	ldr	r3, [r7, #28]
 800f66e:	fa02 f303 	lsl.w	r3, r2, r3
 800f672:	61bb      	str	r3, [r7, #24]
 800f674:	e008      	b.n	800f688 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 800f676:	69fb      	ldr	r3, [r7, #28]
 800f678:	3b08      	subs	r3, #8
 800f67a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800f67e:	fa02 f303 	lsl.w	r3, r2, r3
 800f682:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f686:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	685b      	ldr	r3, [r3, #4]
 800f68c:	2b08      	cmp	r3, #8
 800f68e:	d106      	bne.n	800f69e <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	691b      	ldr	r3, [r3, #16]
 800f694:	461a      	mov	r2, r3
 800f696:	69b9      	ldr	r1, [r7, #24]
 800f698:	6878      	ldr	r0, [r7, #4]
 800f69a:	f7ff ffa3 	bl	800f5e4 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	685b      	ldr	r3, [r3, #4]
 800f6a2:	461a      	mov	r2, r3
 800f6a4:	69b9      	ldr	r1, [r7, #24]
 800f6a6:	6878      	ldr	r0, [r7, #4]
 800f6a8:	f7ff ff06 	bl	800f4b8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	685b      	ldr	r3, [r3, #4]
 800f6b0:	2b01      	cmp	r3, #1
 800f6b2:	d003      	beq.n	800f6bc <LL_GPIO_Init+0x94>
 800f6b4:	683b      	ldr	r3, [r7, #0]
 800f6b6:	685b      	ldr	r3, [r3, #4]
 800f6b8:	2b09      	cmp	r3, #9
 800f6ba:	d10d      	bne.n	800f6d8 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	689b      	ldr	r3, [r3, #8]
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	69b9      	ldr	r1, [r7, #24]
 800f6c4:	6878      	ldr	r0, [r7, #4]
 800f6c6:	f7ff ff29 	bl	800f51c <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	68db      	ldr	r3, [r3, #12]
 800f6ce:	461a      	mov	r2, r3
 800f6d0:	69b9      	ldr	r1, [r7, #24]
 800f6d2:	6878      	ldr	r0, [r7, #4]
 800f6d4:	f7ff ff54 	bl	800f580 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 800f6d8:	69fb      	ldr	r3, [r7, #28]
 800f6da:	3301      	adds	r3, #1
 800f6dc:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800f6de:	697a      	ldr	r2, [r7, #20]
 800f6e0:	69fb      	ldr	r3, [r7, #28]
 800f6e2:	fa22 f303 	lsr.w	r3, r2, r3
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d1b4      	bne.n	800f654 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800f6ea:	2300      	movs	r3, #0
}
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	3720      	adds	r7, #32
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	bd80      	pop	{r7, pc}

0800f6f4 <LL_RTC_SetAsynchPrescaler>:
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b083      	sub	sp, #12
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRLH, RTC_PRLH_PRL, (AsynchPrescaler >> 16));
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	689b      	ldr	r3, [r3, #8]
 800f702:	f023 020f 	bic.w	r2, r3, #15
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	0c1b      	lsrs	r3, r3, #16
 800f70a:	431a      	orrs	r2, r3
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RTCx->PRLL, RTC_PRLL_PRL, (AsynchPrescaler & RTC_PRLL_PRL));
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	68db      	ldr	r3, [r3, #12]
 800f714:	0c1b      	lsrs	r3, r3, #16
 800f716:	041b      	lsls	r3, r3, #16
 800f718:	683a      	ldr	r2, [r7, #0]
 800f71a:	b292      	uxth	r2, r2
 800f71c:	431a      	orrs	r2, r3
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	60da      	str	r2, [r3, #12]
}
 800f722:	bf00      	nop
 800f724:	370c      	adds	r7, #12
 800f726:	46bd      	mov	sp, r7
 800f728:	bc80      	pop	{r7}
 800f72a:	4770      	bx	lr

0800f72c <LL_RTC_SetOutputSource>:
  *         @arg @ref LL_RTC_CALIB_OUTPUT_ALARM
  *         @arg @ref LL_RTC_CALIB_OUTPUT_SECOND
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetOutputSource(BKP_TypeDef *BKPx, uint32_t OutputSource)
{
 800f72c:	b480      	push	{r7}
 800f72e:	b083      	sub	sp, #12
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
 800f734:	6039      	str	r1, [r7, #0]
  MODIFY_REG(BKPx->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), OutputSource);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f73a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	431a      	orrs	r2, r3
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800f746:	bf00      	nop
 800f748:	370c      	adds	r7, #12
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bc80      	pop	{r7}
 800f74e:	4770      	bx	lr

0800f750 <LL_RTC_EnableWriteProtection>:
  * @rmtoll CRL          CNF           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800f750:	b480      	push	{r7}
 800f752:	b083      	sub	sp, #12
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_CNF);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	685b      	ldr	r3, [r3, #4]
 800f75c:	f023 0210 	bic.w	r2, r3, #16
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	605a      	str	r2, [r3, #4]
}
 800f764:	bf00      	nop
 800f766:	370c      	adds	r7, #12
 800f768:	46bd      	mov	sp, r7
 800f76a:	bc80      	pop	{r7}
 800f76c:	4770      	bx	lr

0800f76e <LL_RTC_DisableWriteProtection>:
  * @rmtoll CRL          RTC_CRL_CNF           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800f76e:	b480      	push	{r7}
 800f770:	b083      	sub	sp, #12
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CRL, RTC_CRL_CNF);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	f043 0210 	orr.w	r2, r3, #16
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	605a      	str	r2, [r3, #4]
}
 800f782:	bf00      	nop
 800f784:	370c      	adds	r7, #12
 800f786:	46bd      	mov	sp, r7
 800f788:	bc80      	pop	{r7}
 800f78a:	4770      	bx	lr

0800f78c <LL_RTC_TAMPER_Disable>:
  * @brief  Disable RTC_TAMPx Tamper
  * @rmtoll CR    TPE        LL_RTC_TAMPER_Disable\n
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TAMPER_Disable(BKP_TypeDef *BKPx)
{
 800f78c:	b480      	push	{r7}
 800f78e:	b083      	sub	sp, #12
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800f794:	4b05      	ldr	r3, [pc, #20]	; (800f7ac <LL_RTC_TAMPER_Disable+0x20>)
 800f796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f798:	4a04      	ldr	r2, [pc, #16]	; (800f7ac <LL_RTC_TAMPER_Disable+0x20>)
 800f79a:	f023 0301 	bic.w	r3, r3, #1
 800f79e:	6313      	str	r3, [r2, #48]	; 0x30
}
 800f7a0:	bf00      	nop
 800f7a2:	370c      	adds	r7, #12
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bc80      	pop	{r7}
 800f7a8:	4770      	bx	lr
 800f7aa:	bf00      	nop
 800f7ac:	40006c00 	.word	0x40006c00

0800f7b0 <LL_RTC_ClearFlag_ALR>:
  * @rmtoll CRL          ALRF         LL_RTC_ClearFlag_ALR
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_ALR(RTC_TypeDef *RTCx)
{
 800f7b0:	b480      	push	{r7}
 800f7b2:	b083      	sub	sp, #12
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_ALRF);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	f023 0202 	bic.w	r2, r3, #2
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	605a      	str	r2, [r3, #4]
}
 800f7c4:	bf00      	nop
 800f7c6:	370c      	adds	r7, #12
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bc80      	pop	{r7}
 800f7cc:	4770      	bx	lr

0800f7ce <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll CRL          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 800f7ce:	b480      	push	{r7}
 800f7d0:	b083      	sub	sp, #12
 800f7d2:	af00      	add	r7, sp, #0
 800f7d4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CRL, RTC_CRL_RSF) == (RTC_CRL_RSF));
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	685b      	ldr	r3, [r3, #4]
 800f7da:	f003 0308 	and.w	r3, r3, #8
 800f7de:	2b08      	cmp	r3, #8
 800f7e0:	bf0c      	ite	eq
 800f7e2:	2301      	moveq	r3, #1
 800f7e4:	2300      	movne	r3, #0
 800f7e6:	b2db      	uxtb	r3, r3
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	370c      	adds	r7, #12
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bc80      	pop	{r7}
 800f7f0:	4770      	bx	lr

0800f7f2 <LL_RTC_ClearFlag_RS>:
  * @rmtoll CRL          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 800f7f2:	b480      	push	{r7}
 800f7f4:	b083      	sub	sp, #12
 800f7f6:	af00      	add	r7, sp, #0
 800f7f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_RSF);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	685b      	ldr	r3, [r3, #4]
 800f7fe:	f023 0208 	bic.w	r2, r3, #8
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	605a      	str	r2, [r3, #4]
}
 800f806:	bf00      	nop
 800f808:	370c      	adds	r7, #12
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bc80      	pop	{r7}
 800f80e:	4770      	bx	lr

0800f810 <LL_RTC_ClearFlag_OW>:
  * @rmtoll CRL          OWF           LL_RTC_ClearFlag_OW
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_OW(RTC_TypeDef *RTCx)
{
 800f810:	b480      	push	{r7}
 800f812:	b083      	sub	sp, #12
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_OWF);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	685b      	ldr	r3, [r3, #4]
 800f81c:	f023 0204 	bic.w	r2, r3, #4
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	605a      	str	r2, [r3, #4]
}
 800f824:	bf00      	nop
 800f826:	370c      	adds	r7, #12
 800f828:	46bd      	mov	sp, r7
 800f82a:	bc80      	pop	{r7}
 800f82c:	4770      	bx	lr

0800f82e <LL_RTC_ClearFlag_SEC>:
  * @rmtoll CRL          SECF           LL_RTC_ClearFlag_SEC
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_SEC(RTC_TypeDef *RTCx)
{
 800f82e:	b480      	push	{r7}
 800f830:	b083      	sub	sp, #12
 800f832:	af00      	add	r7, sp, #0
 800f834:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_SECF);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	685b      	ldr	r3, [r3, #4]
 800f83a:	f023 0201 	bic.w	r2, r3, #1
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	605a      	str	r2, [r3, #4]
}
 800f842:	bf00      	nop
 800f844:	370c      	adds	r7, #12
 800f846:	46bd      	mov	sp, r7
 800f848:	bc80      	pop	{r7}
 800f84a:	4770      	bx	lr

0800f84c <LL_RTC_IsActiveFlag_RTOF>:
  * @rmtoll CRL          RTOFF         LL_RTC_IsActiveFlag_RTOF
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RTOF(RTC_TypeDef *RTCx)
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CRL, RTC_CRL_RTOFF) == (RTC_CRL_RTOFF));
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	685b      	ldr	r3, [r3, #4]
 800f858:	f003 0320 	and.w	r3, r3, #32
 800f85c:	2b20      	cmp	r3, #32
 800f85e:	bf0c      	ite	eq
 800f860:	2301      	moveq	r3, #1
 800f862:	2300      	movne	r3, #0
 800f864:	b2db      	uxtb	r3, r3
}
 800f866:	4618      	mov	r0, r3
 800f868:	370c      	adds	r7, #12
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bc80      	pop	{r7}
 800f86e:	4770      	bx	lr

0800f870 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 800f870:	b480      	push	{r7}
 800f872:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800f874:	4b06      	ldr	r3, [pc, #24]	; (800f890 <LL_SYSTICK_IsActiveCounterFlag+0x20>)
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f87c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f880:	bf0c      	ite	eq
 800f882:	2301      	moveq	r3, #1
 800f884:	2300      	movne	r3, #0
 800f886:	b2db      	uxtb	r3, r3
}
 800f888:	4618      	mov	r0, r3
 800f88a:	46bd      	mov	sp, r7
 800f88c:	bc80      	pop	{r7}
 800f88e:	4770      	bx	lr
 800f890:	e000e010 	.word	0xe000e010

0800f894 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b084      	sub	sp, #16
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
 800f89c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800f89e:	2301      	movs	r3, #1
 800f8a0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_CALIB_OUTPUT(RTC_InitStruct->OutPutSource));
  /* Waiting for synchro */
  if (LL_RTC_WaitForSynchro(RTCx) != ERROR)
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f000 f890 	bl	800f9c8 <LL_RTC_WaitForSynchro>
 800f8a8:	4603      	mov	r3, r0
 800f8aa:	2b01      	cmp	r3, #1
 800f8ac:	d026      	beq.n	800f8fc <LL_RTC_Init+0x68>
  {
    /* Set Initialization mode */
    if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 800f8ae:	6878      	ldr	r0, [r7, #4]
 800f8b0:	f000 f82c 	bl	800f90c <LL_RTC_EnterInitMode>
 800f8b4:	4603      	mov	r3, r0
 800f8b6:	2b01      	cmp	r3, #1
 800f8b8:	d020      	beq.n	800f8fc <LL_RTC_Init+0x68>
    {
      /* Clear Flag Bits */
      LL_RTC_ClearFlag_ALR(RTCx);
 800f8ba:	6878      	ldr	r0, [r7, #4]
 800f8bc:	f7ff ff78 	bl	800f7b0 <LL_RTC_ClearFlag_ALR>
      LL_RTC_ClearFlag_OW(RTCx);
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f7ff ffa5 	bl	800f810 <LL_RTC_ClearFlag_OW>
      LL_RTC_ClearFlag_SEC(RTCx);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f7ff ffb1 	bl	800f82e <LL_RTC_ClearFlag_SEC>

      if (RTC_InitStruct->OutPutSource != LL_RTC_CALIB_OUTPUT_NONE)
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	685b      	ldr	r3, [r3, #4]
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d002      	beq.n	800f8da <LL_RTC_Init+0x46>
      {
        /* Disable the selected Tamper Pin */
        LL_RTC_TAMPER_Disable(BKP);
 800f8d4:	480c      	ldr	r0, [pc, #48]	; (800f908 <LL_RTC_Init+0x74>)
 800f8d6:	f7ff ff59 	bl	800f78c <LL_RTC_TAMPER_Disable>
      }
      /* Set the signal which will be routed to RTC Tamper Pin */
      LL_RTC_SetOutputSource(BKP, RTC_InitStruct->OutPutSource);
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	685b      	ldr	r3, [r3, #4]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4809      	ldr	r0, [pc, #36]	; (800f908 <LL_RTC_Init+0x74>)
 800f8e2:	f7ff ff23 	bl	800f72c <LL_RTC_SetOutputSource>

      /* Configure Synchronous and Asynchronous prescaler factor */
      LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 800f8e6:	683b      	ldr	r3, [r7, #0]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	6878      	ldr	r0, [r7, #4]
 800f8ee:	f7ff ff01 	bl	800f6f4 <LL_RTC_SetAsynchPrescaler>

      /* Exit Initialization Mode */
      LL_RTC_ExitInitMode(RTCx);
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f000 f839 	bl	800f96a <LL_RTC_ExitInitMode>

      status = SUCCESS;
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800f8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8fe:	4618      	mov	r0, r3
 800f900:	3710      	adds	r7, #16
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}
 800f906:	bf00      	nop
 800f908:	40006c00 	.word	0x40006c00

0800f90c <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b086      	sub	sp, #24
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 800f914:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f918:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800f91a:	2300      	movs	r3, #0
 800f91c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 800f91e:	2300      	movs	r3, #0
 800f920:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Wait till RTC is in INIT state and if Time out is reached exit */
  tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f7ff ff92 	bl	800f84c <LL_RTC_IsActiveFlag_RTOF>
 800f928:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 1U))
 800f92a:	e010      	b.n	800f94e <LL_RTC_EnterInitMode+0x42>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 800f92c:	f7ff ffa0 	bl	800f870 <LL_SYSTICK_IsActiveCounterFlag>
 800f930:	4603      	mov	r3, r0
 800f932:	2b01      	cmp	r3, #1
 800f934:	d102      	bne.n	800f93c <LL_RTC_EnterInitMode+0x30>
    {
      timeout --;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	3b01      	subs	r3, #1
 800f93a:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f7ff ff85 	bl	800f84c <LL_RTC_IsActiveFlag_RTOF>
 800f942:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d101      	bne.n	800f94e <LL_RTC_EnterInitMode+0x42>
    {
      status = ERROR;
 800f94a:	2301      	movs	r3, #1
 800f94c:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 1U))
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	2b00      	cmp	r3, #0
 800f952:	d002      	beq.n	800f95a <LL_RTC_EnterInitMode+0x4e>
 800f954:	693b      	ldr	r3, [r7, #16]
 800f956:	2b01      	cmp	r3, #1
 800f958:	d1e8      	bne.n	800f92c <LL_RTC_EnterInitMode+0x20>
    }
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 800f95a:	6878      	ldr	r0, [r7, #4]
 800f95c:	f7ff ff07 	bl	800f76e <LL_RTC_DisableWriteProtection>

  return status;
 800f960:	7dfb      	ldrb	r3, [r7, #23]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3718      	adds	r7, #24
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}

0800f96a <LL_RTC_ExitInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC exited from in Init mode
  *          - ERROR: Not applicable
  */
ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx)
{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b086      	sub	sp, #24
 800f96e:	af00      	add	r7, sp, #0
 800f970:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 800f972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f976:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800f978:	2300      	movs	r3, #0
 800f97a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 800f97c:	2300      	movs	r3, #0
 800f97e:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Disable initialization mode */
  LL_RTC_EnableWriteProtection(RTCx);
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f7ff fee5 	bl	800f750 <LL_RTC_EnableWriteProtection>

  /* Wait till RTC is in INIT state and if Time out is reached exit */
  tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 800f986:	6878      	ldr	r0, [r7, #4]
 800f988:	f7ff ff60 	bl	800f84c <LL_RTC_IsActiveFlag_RTOF>
 800f98c:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 1U))
 800f98e:	e010      	b.n	800f9b2 <LL_RTC_ExitInitMode+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 800f990:	f7ff ff6e 	bl	800f870 <LL_SYSTICK_IsActiveCounterFlag>
 800f994:	4603      	mov	r3, r0
 800f996:	2b01      	cmp	r3, #1
 800f998:	d102      	bne.n	800f9a0 <LL_RTC_ExitInitMode+0x36>
    {
      timeout --;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	3b01      	subs	r3, #1
 800f99e:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f7ff ff53 	bl	800f84c <LL_RTC_IsActiveFlag_RTOF>
 800f9a6:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d101      	bne.n	800f9b2 <LL_RTC_ExitInitMode+0x48>
    {
      status = ERROR;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 1U))
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d002      	beq.n	800f9be <LL_RTC_ExitInitMode+0x54>
 800f9b8:	693b      	ldr	r3, [r7, #16]
 800f9ba:	2b01      	cmp	r3, #1
 800f9bc:	d1e8      	bne.n	800f990 <LL_RTC_ExitInitMode+0x26>
    }
  }
  return status;
 800f9be:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3718      	adds	r7, #24
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b086      	sub	sp, #24
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 800f9d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800f9d4:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 800f9da:	2300      	movs	r3, #0
 800f9dc:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f7ff ff07 	bl	800f7f2 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 800f9e4:	6878      	ldr	r0, [r7, #4]
 800f9e6:	f7ff fef2 	bl	800f7ce <LL_RTC_IsActiveFlag_RS>
 800f9ea:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 800f9ec:	e010      	b.n	800fa10 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 800f9ee:	f7ff ff3f 	bl	800f870 <LL_SYSTICK_IsActiveCounterFlag>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	2b01      	cmp	r3, #1
 800f9f6:	d102      	bne.n	800f9fe <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	3b01      	subs	r3, #1
 800f9fc:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f7ff fee5 	bl	800f7ce <LL_RTC_IsActiveFlag_RS>
 800fa04:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d101      	bne.n	800fa10 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d002      	beq.n	800fa1c <LL_RTC_WaitForSynchro+0x54>
 800fa16:	693b      	ldr	r3, [r7, #16]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d1e8      	bne.n	800f9ee <LL_RTC_WaitForSynchro+0x26>
    }
  }

  return (status);
 800fa1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	3718      	adds	r7, #24
 800fa22:	46bd      	mov	sp, r7
 800fa24:	bd80      	pop	{r7, pc}

0800fa26 <LL_SPI_IsEnabled>:
{
 800fa26:	b480      	push	{r7}
 800fa28:	b083      	sub	sp, #12
 800fa2a:	af00      	add	r7, sp, #0
 800fa2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fa36:	2b40      	cmp	r3, #64	; 0x40
 800fa38:	d101      	bne.n	800fa3e <LL_SPI_IsEnabled+0x18>
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	e000      	b.n	800fa40 <LL_SPI_IsEnabled+0x1a>
 800fa3e:	2300      	movs	r3, #0
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	370c      	adds	r7, #12
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bc80      	pop	{r7}
 800fa48:	4770      	bx	lr

0800fa4a <LL_SPI_SetCRCPolynomial>:
{
 800fa4a:	b480      	push	{r7}
 800fa4c:	b083      	sub	sp, #12
 800fa4e:	af00      	add	r7, sp, #0
 800fa50:	6078      	str	r0, [r7, #4]
 800fa52:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	461a      	mov	r2, r3
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	611a      	str	r2, [r3, #16]
}
 800fa5e:	bf00      	nop
 800fa60:	370c      	adds	r7, #12
 800fa62:	46bd      	mov	sp, r7
 800fa64:	bc80      	pop	{r7}
 800fa66:	4770      	bx	lr

0800fa68 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b084      	sub	sp, #16
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]
 800fa70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800fa72:	2301      	movs	r3, #1
 800fa74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f7ff ffd5 	bl	800fa26 <LL_SPI_IsEnabled>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d139      	bne.n	800faf6 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fa8a:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800fa8e:	683a      	ldr	r2, [r7, #0]
 800fa90:	6811      	ldr	r1, [r2, #0]
 800fa92:	683a      	ldr	r2, [r7, #0]
 800fa94:	6852      	ldr	r2, [r2, #4]
 800fa96:	4311      	orrs	r1, r2
 800fa98:	683a      	ldr	r2, [r7, #0]
 800fa9a:	6892      	ldr	r2, [r2, #8]
 800fa9c:	4311      	orrs	r1, r2
 800fa9e:	683a      	ldr	r2, [r7, #0]
 800faa0:	68d2      	ldr	r2, [r2, #12]
 800faa2:	4311      	orrs	r1, r2
 800faa4:	683a      	ldr	r2, [r7, #0]
 800faa6:	6912      	ldr	r2, [r2, #16]
 800faa8:	4311      	orrs	r1, r2
 800faaa:	683a      	ldr	r2, [r7, #0]
 800faac:	6952      	ldr	r2, [r2, #20]
 800faae:	4311      	orrs	r1, r2
 800fab0:	683a      	ldr	r2, [r7, #0]
 800fab2:	6992      	ldr	r2, [r2, #24]
 800fab4:	4311      	orrs	r1, r2
 800fab6:	683a      	ldr	r2, [r7, #0]
 800fab8:	69d2      	ldr	r2, [r2, #28]
 800faba:	4311      	orrs	r1, r2
 800fabc:	683a      	ldr	r2, [r7, #0]
 800fabe:	6a12      	ldr	r2, [r2, #32]
 800fac0:	430a      	orrs	r2, r1
 800fac2:	431a      	orrs	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	685b      	ldr	r3, [r3, #4]
 800facc:	f023 0204 	bic.w	r2, r3, #4
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	695b      	ldr	r3, [r3, #20]
 800fad4:	0c1b      	lsrs	r3, r3, #16
 800fad6:	431a      	orrs	r2, r3
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	6a1b      	ldr	r3, [r3, #32]
 800fae0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fae4:	d105      	bne.n	800faf2 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800faea:	4619      	mov	r1, r3
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f7ff ffac 	bl	800fa4a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800faf2:	2300      	movs	r3, #0
 800faf4:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	69db      	ldr	r3, [r3, #28]
 800fafa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800fb02:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <LL_TIM_SetPrescaler>:
{
 800fb0c:	b480      	push	{r7}
 800fb0e:	b083      	sub	sp, #12
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
 800fb14:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	683a      	ldr	r2, [r7, #0]
 800fb1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800fb1c:	bf00      	nop
 800fb1e:	370c      	adds	r7, #12
 800fb20:	46bd      	mov	sp, r7
 800fb22:	bc80      	pop	{r7}
 800fb24:	4770      	bx	lr

0800fb26 <LL_TIM_SetAutoReload>:
{
 800fb26:	b480      	push	{r7}
 800fb28:	b083      	sub	sp, #12
 800fb2a:	af00      	add	r7, sp, #0
 800fb2c:	6078      	str	r0, [r7, #4]
 800fb2e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	683a      	ldr	r2, [r7, #0]
 800fb34:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800fb36:	bf00      	nop
 800fb38:	370c      	adds	r7, #12
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bc80      	pop	{r7}
 800fb3e:	4770      	bx	lr

0800fb40 <LL_TIM_SetRepetitionCounter>:
{
 800fb40:	b480      	push	{r7}
 800fb42:	b083      	sub	sp, #12
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	683a      	ldr	r2, [r7, #0]
 800fb4e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800fb50:	bf00      	nop
 800fb52:	370c      	adds	r7, #12
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bc80      	pop	{r7}
 800fb58:	4770      	bx	lr

0800fb5a <LL_TIM_OC_SetCompareCH1>:
{
 800fb5a:	b480      	push	{r7}
 800fb5c:	b083      	sub	sp, #12
 800fb5e:	af00      	add	r7, sp, #0
 800fb60:	6078      	str	r0, [r7, #4]
 800fb62:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	683a      	ldr	r2, [r7, #0]
 800fb68:	635a      	str	r2, [r3, #52]	; 0x34
}
 800fb6a:	bf00      	nop
 800fb6c:	370c      	adds	r7, #12
 800fb6e:	46bd      	mov	sp, r7
 800fb70:	bc80      	pop	{r7}
 800fb72:	4770      	bx	lr

0800fb74 <LL_TIM_OC_SetCompareCH2>:
{
 800fb74:	b480      	push	{r7}
 800fb76:	b083      	sub	sp, #12
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
 800fb7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	683a      	ldr	r2, [r7, #0]
 800fb82:	639a      	str	r2, [r3, #56]	; 0x38
}
 800fb84:	bf00      	nop
 800fb86:	370c      	adds	r7, #12
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bc80      	pop	{r7}
 800fb8c:	4770      	bx	lr

0800fb8e <LL_TIM_OC_SetCompareCH3>:
{
 800fb8e:	b480      	push	{r7}
 800fb90:	b083      	sub	sp, #12
 800fb92:	af00      	add	r7, sp, #0
 800fb94:	6078      	str	r0, [r7, #4]
 800fb96:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	683a      	ldr	r2, [r7, #0]
 800fb9c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800fb9e:	bf00      	nop
 800fba0:	370c      	adds	r7, #12
 800fba2:	46bd      	mov	sp, r7
 800fba4:	bc80      	pop	{r7}
 800fba6:	4770      	bx	lr

0800fba8 <LL_TIM_OC_SetCompareCH4>:
{
 800fba8:	b480      	push	{r7}
 800fbaa:	b083      	sub	sp, #12
 800fbac:	af00      	add	r7, sp, #0
 800fbae:	6078      	str	r0, [r7, #4]
 800fbb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	683a      	ldr	r2, [r7, #0]
 800fbb6:	641a      	str	r2, [r3, #64]	; 0x40
}
 800fbb8:	bf00      	nop
 800fbba:	370c      	adds	r7, #12
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bc80      	pop	{r7}
 800fbc0:	4770      	bx	lr

0800fbc2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800fbc2:	b480      	push	{r7}
 800fbc4:	b083      	sub	sp, #12
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	695b      	ldr	r3, [r3, #20]
 800fbce:	f043 0201 	orr.w	r2, r3, #1
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	615a      	str	r2, [r3, #20]
}
 800fbd6:	bf00      	nop
 800fbd8:	370c      	adds	r7, #12
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bc80      	pop	{r7}
 800fbde:	4770      	bx	lr

0800fbe0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b084      	sub	sp, #16
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	4a31      	ldr	r2, [pc, #196]	; (800fcb8 <LL_TIM_Init+0xd8>)
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d013      	beq.n	800fc20 <LL_TIM_Init+0x40>
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	4a30      	ldr	r2, [pc, #192]	; (800fcbc <LL_TIM_Init+0xdc>)
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d00f      	beq.n	800fc20 <LL_TIM_Init+0x40>
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc06:	d00b      	beq.n	800fc20 <LL_TIM_Init+0x40>
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	4a2d      	ldr	r2, [pc, #180]	; (800fcc0 <LL_TIM_Init+0xe0>)
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	d007      	beq.n	800fc20 <LL_TIM_Init+0x40>
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	4a2c      	ldr	r2, [pc, #176]	; (800fcc4 <LL_TIM_Init+0xe4>)
 800fc14:	4293      	cmp	r3, r2
 800fc16:	d003      	beq.n	800fc20 <LL_TIM_Init+0x40>
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	4a2b      	ldr	r2, [pc, #172]	; (800fcc8 <LL_TIM_Init+0xe8>)
 800fc1c:	4293      	cmp	r3, r2
 800fc1e:	d106      	bne.n	800fc2e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	685b      	ldr	r3, [r3, #4]
 800fc2a:	4313      	orrs	r3, r2
 800fc2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	4a21      	ldr	r2, [pc, #132]	; (800fcb8 <LL_TIM_Init+0xd8>)
 800fc32:	4293      	cmp	r3, r2
 800fc34:	d013      	beq.n	800fc5e <LL_TIM_Init+0x7e>
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	4a20      	ldr	r2, [pc, #128]	; (800fcbc <LL_TIM_Init+0xdc>)
 800fc3a:	4293      	cmp	r3, r2
 800fc3c:	d00f      	beq.n	800fc5e <LL_TIM_Init+0x7e>
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc44:	d00b      	beq.n	800fc5e <LL_TIM_Init+0x7e>
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	4a1d      	ldr	r2, [pc, #116]	; (800fcc0 <LL_TIM_Init+0xe0>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d007      	beq.n	800fc5e <LL_TIM_Init+0x7e>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	4a1c      	ldr	r2, [pc, #112]	; (800fcc4 <LL_TIM_Init+0xe4>)
 800fc52:	4293      	cmp	r3, r2
 800fc54:	d003      	beq.n	800fc5e <LL_TIM_Init+0x7e>
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	4a1b      	ldr	r2, [pc, #108]	; (800fcc8 <LL_TIM_Init+0xe8>)
 800fc5a:	4293      	cmp	r3, r2
 800fc5c:	d106      	bne.n	800fc6c <LL_TIM_Init+0x8c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	4313      	orrs	r3, r2
 800fc6a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	68fa      	ldr	r2, [r7, #12]
 800fc70:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	689b      	ldr	r3, [r3, #8]
 800fc76:	4619      	mov	r1, r3
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f7ff ff54 	bl	800fb26 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	881b      	ldrh	r3, [r3, #0]
 800fc82:	4619      	mov	r1, r3
 800fc84:	6878      	ldr	r0, [r7, #4]
 800fc86:	f7ff ff41 	bl	800fb0c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	4a0a      	ldr	r2, [pc, #40]	; (800fcb8 <LL_TIM_Init+0xd8>)
 800fc8e:	4293      	cmp	r3, r2
 800fc90:	d003      	beq.n	800fc9a <LL_TIM_Init+0xba>
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	4a09      	ldr	r2, [pc, #36]	; (800fcbc <LL_TIM_Init+0xdc>)
 800fc96:	4293      	cmp	r3, r2
 800fc98:	d105      	bne.n	800fca6 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800fc9a:	683b      	ldr	r3, [r7, #0]
 800fc9c:	691b      	ldr	r3, [r3, #16]
 800fc9e:	4619      	mov	r1, r3
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f7ff ff4d 	bl	800fb40 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800fca6:	6878      	ldr	r0, [r7, #4]
 800fca8:	f7ff ff8b 	bl	800fbc2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800fcac:	2300      	movs	r3, #0
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	3710      	adds	r7, #16
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}
 800fcb6:	bf00      	nop
 800fcb8:	40012c00 	.word	0x40012c00
 800fcbc:	40013400 	.word	0x40013400
 800fcc0:	40000400 	.word	0x40000400
 800fcc4:	40000800 	.word	0x40000800
 800fcc8:	40000c00 	.word	0x40000c00

0800fccc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b086      	sub	sp, #24
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	60f8      	str	r0, [r7, #12]
 800fcd4:	60b9      	str	r1, [r7, #8]
 800fcd6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800fcd8:	2301      	movs	r3, #1
 800fcda:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800fcdc:	68bb      	ldr	r3, [r7, #8]
 800fcde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fce2:	d027      	beq.n	800fd34 <LL_TIM_OC_Init+0x68>
 800fce4:	68bb      	ldr	r3, [r7, #8]
 800fce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcea:	d82a      	bhi.n	800fd42 <LL_TIM_OC_Init+0x76>
 800fcec:	68bb      	ldr	r3, [r7, #8]
 800fcee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fcf2:	d018      	beq.n	800fd26 <LL_TIM_OC_Init+0x5a>
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fcfa:	d822      	bhi.n	800fd42 <LL_TIM_OC_Init+0x76>
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	2b01      	cmp	r3, #1
 800fd00:	d003      	beq.n	800fd0a <LL_TIM_OC_Init+0x3e>
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	2b10      	cmp	r3, #16
 800fd06:	d007      	beq.n	800fd18 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800fd08:	e01b      	b.n	800fd42 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800fd0a:	6879      	ldr	r1, [r7, #4]
 800fd0c:	68f8      	ldr	r0, [r7, #12]
 800fd0e:	f000 f81f 	bl	800fd50 <OC1Config>
 800fd12:	4603      	mov	r3, r0
 800fd14:	75fb      	strb	r3, [r7, #23]
      break;
 800fd16:	e015      	b.n	800fd44 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800fd18:	6879      	ldr	r1, [r7, #4]
 800fd1a:	68f8      	ldr	r0, [r7, #12]
 800fd1c:	f000 f884 	bl	800fe28 <OC2Config>
 800fd20:	4603      	mov	r3, r0
 800fd22:	75fb      	strb	r3, [r7, #23]
      break;
 800fd24:	e00e      	b.n	800fd44 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800fd26:	6879      	ldr	r1, [r7, #4]
 800fd28:	68f8      	ldr	r0, [r7, #12]
 800fd2a:	f000 f8ed 	bl	800ff08 <OC3Config>
 800fd2e:	4603      	mov	r3, r0
 800fd30:	75fb      	strb	r3, [r7, #23]
      break;
 800fd32:	e007      	b.n	800fd44 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800fd34:	6879      	ldr	r1, [r7, #4]
 800fd36:	68f8      	ldr	r0, [r7, #12]
 800fd38:	f000 f956 	bl	800ffe8 <OC4Config>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	75fb      	strb	r3, [r7, #23]
      break;
 800fd40:	e000      	b.n	800fd44 <LL_TIM_OC_Init+0x78>
      break;
 800fd42:	bf00      	nop
  }

  return result;
 800fd44:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	3718      	adds	r7, #24
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}
	...

0800fd50 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b086      	sub	sp, #24
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	6a1b      	ldr	r3, [r3, #32]
 800fd5e:	f023 0201 	bic.w	r2, r3, #1
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	6a1b      	ldr	r3, [r3, #32]
 800fd6a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	685b      	ldr	r3, [r3, #4]
 800fd70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	699b      	ldr	r3, [r3, #24]
 800fd76:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	f023 0303 	bic.w	r3, r3, #3
 800fd7e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	4313      	orrs	r3, r2
 800fd8c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	f023 0202 	bic.w	r2, r3, #2
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	691b      	ldr	r3, [r3, #16]
 800fd98:	4313      	orrs	r3, r2
 800fd9a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800fd9c:	697b      	ldr	r3, [r7, #20]
 800fd9e:	f023 0201 	bic.w	r2, r3, #1
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	685b      	ldr	r3, [r3, #4]
 800fda6:	4313      	orrs	r3, r2
 800fda8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	4a1c      	ldr	r2, [pc, #112]	; (800fe20 <OC1Config+0xd0>)
 800fdae:	4293      	cmp	r3, r2
 800fdb0:	d003      	beq.n	800fdba <OC1Config+0x6a>
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	4a1b      	ldr	r2, [pc, #108]	; (800fe24 <OC1Config+0xd4>)
 800fdb6:	4293      	cmp	r3, r2
 800fdb8:	d11e      	bne.n	800fdf8 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	f023 0208 	bic.w	r2, r3, #8
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	695b      	ldr	r3, [r3, #20]
 800fdc4:	009b      	lsls	r3, r3, #2
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800fdca:	697b      	ldr	r3, [r7, #20]
 800fdcc:	f023 0204 	bic.w	r2, r3, #4
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	689b      	ldr	r3, [r3, #8]
 800fdd4:	009b      	lsls	r3, r3, #2
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800fdda:	693b      	ldr	r3, [r7, #16]
 800fddc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	699b      	ldr	r3, [r3, #24]
 800fde4:	4313      	orrs	r3, r2
 800fde6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800fdee:	683b      	ldr	r3, [r7, #0]
 800fdf0:	69db      	ldr	r3, [r3, #28]
 800fdf2:	005b      	lsls	r3, r3, #1
 800fdf4:	4313      	orrs	r3, r2
 800fdf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	693a      	ldr	r2, [r7, #16]
 800fdfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	68fa      	ldr	r2, [r7, #12]
 800fe02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	68db      	ldr	r3, [r3, #12]
 800fe08:	4619      	mov	r1, r3
 800fe0a:	6878      	ldr	r0, [r7, #4]
 800fe0c:	f7ff fea5 	bl	800fb5a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	697a      	ldr	r2, [r7, #20]
 800fe14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800fe16:	2300      	movs	r3, #0
}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	3718      	adds	r7, #24
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}
 800fe20:	40012c00 	.word	0x40012c00
 800fe24:	40013400 	.word	0x40013400

0800fe28 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b086      	sub	sp, #24
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
 800fe30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	6a1b      	ldr	r3, [r3, #32]
 800fe36:	f023 0210 	bic.w	r2, r3, #16
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6a1b      	ldr	r3, [r3, #32]
 800fe42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	685b      	ldr	r3, [r3, #4]
 800fe48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	699b      	ldr	r3, [r3, #24]
 800fe4e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fe56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	021b      	lsls	r3, r3, #8
 800fe64:	4313      	orrs	r3, r2
 800fe66:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	f023 0220 	bic.w	r2, r3, #32
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	691b      	ldr	r3, [r3, #16]
 800fe72:	011b      	lsls	r3, r3, #4
 800fe74:	4313      	orrs	r3, r2
 800fe76:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	f023 0210 	bic.w	r2, r3, #16
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	685b      	ldr	r3, [r3, #4]
 800fe82:	011b      	lsls	r3, r3, #4
 800fe84:	4313      	orrs	r3, r2
 800fe86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	4a1d      	ldr	r2, [pc, #116]	; (800ff00 <OC2Config+0xd8>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d003      	beq.n	800fe98 <OC2Config+0x70>
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	4a1c      	ldr	r2, [pc, #112]	; (800ff04 <OC2Config+0xdc>)
 800fe94:	4293      	cmp	r3, r2
 800fe96:	d11f      	bne.n	800fed8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800fe98:	697b      	ldr	r3, [r7, #20]
 800fe9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	695b      	ldr	r3, [r3, #20]
 800fea2:	019b      	lsls	r3, r3, #6
 800fea4:	4313      	orrs	r3, r2
 800fea6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	689b      	ldr	r3, [r3, #8]
 800feb2:	019b      	lsls	r3, r3, #6
 800feb4:	4313      	orrs	r3, r2
 800feb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800feb8:	693b      	ldr	r3, [r7, #16]
 800feba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	699b      	ldr	r3, [r3, #24]
 800fec2:	009b      	lsls	r3, r3, #2
 800fec4:	4313      	orrs	r3, r2
 800fec6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800fec8:	693b      	ldr	r3, [r7, #16]
 800feca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	69db      	ldr	r3, [r3, #28]
 800fed2:	00db      	lsls	r3, r3, #3
 800fed4:	4313      	orrs	r3, r2
 800fed6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	693a      	ldr	r2, [r7, #16]
 800fedc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	68fa      	ldr	r2, [r7, #12]
 800fee2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800fee4:	683b      	ldr	r3, [r7, #0]
 800fee6:	68db      	ldr	r3, [r3, #12]
 800fee8:	4619      	mov	r1, r3
 800feea:	6878      	ldr	r0, [r7, #4]
 800feec:	f7ff fe42 	bl	800fb74 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	697a      	ldr	r2, [r7, #20]
 800fef4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800fef6:	2300      	movs	r3, #0
}
 800fef8:	4618      	mov	r0, r3
 800fefa:	3718      	adds	r7, #24
 800fefc:	46bd      	mov	sp, r7
 800fefe:	bd80      	pop	{r7, pc}
 800ff00:	40012c00 	.word	0x40012c00
 800ff04:	40013400 	.word	0x40013400

0800ff08 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b086      	sub	sp, #24
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6a1b      	ldr	r3, [r3, #32]
 800ff16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	6a1b      	ldr	r3, [r3, #32]
 800ff22:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	69db      	ldr	r3, [r3, #28]
 800ff2e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	f023 0303 	bic.w	r3, r3, #3
 800ff36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4313      	orrs	r3, r2
 800ff44:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800ff46:	697b      	ldr	r3, [r7, #20]
 800ff48:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800ff4c:	683b      	ldr	r3, [r7, #0]
 800ff4e:	691b      	ldr	r3, [r3, #16]
 800ff50:	021b      	lsls	r3, r3, #8
 800ff52:	4313      	orrs	r3, r2
 800ff54:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800ff56:	697b      	ldr	r3, [r7, #20]
 800ff58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	685b      	ldr	r3, [r3, #4]
 800ff60:	021b      	lsls	r3, r3, #8
 800ff62:	4313      	orrs	r3, r2
 800ff64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	4a1d      	ldr	r2, [pc, #116]	; (800ffe0 <OC3Config+0xd8>)
 800ff6a:	4293      	cmp	r3, r2
 800ff6c:	d003      	beq.n	800ff76 <OC3Config+0x6e>
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	4a1c      	ldr	r2, [pc, #112]	; (800ffe4 <OC3Config+0xdc>)
 800ff72:	4293      	cmp	r3, r2
 800ff74:	d11f      	bne.n	800ffb6 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800ff76:	697b      	ldr	r3, [r7, #20]
 800ff78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	695b      	ldr	r3, [r3, #20]
 800ff80:	029b      	lsls	r3, r3, #10
 800ff82:	4313      	orrs	r3, r2
 800ff84:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800ff86:	697b      	ldr	r3, [r7, #20]
 800ff88:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	689b      	ldr	r3, [r3, #8]
 800ff90:	029b      	lsls	r3, r3, #10
 800ff92:	4313      	orrs	r3, r2
 800ff94:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	699b      	ldr	r3, [r3, #24]
 800ffa0:	011b      	lsls	r3, r3, #4
 800ffa2:	4313      	orrs	r3, r2
 800ffa4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	69db      	ldr	r3, [r3, #28]
 800ffb0:	015b      	lsls	r3, r3, #5
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	693a      	ldr	r2, [r7, #16]
 800ffba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	68fa      	ldr	r2, [r7, #12]
 800ffc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	68db      	ldr	r3, [r3, #12]
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f7ff fde0 	bl	800fb8e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	697a      	ldr	r2, [r7, #20]
 800ffd2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800ffd4:	2300      	movs	r3, #0
}
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	3718      	adds	r7, #24
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
 800ffde:	bf00      	nop
 800ffe0:	40012c00 	.word	0x40012c00
 800ffe4:	40013400 	.word	0x40013400

0800ffe8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6a1b      	ldr	r3, [r3, #32]
 800fff6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6a1b      	ldr	r3, [r3, #32]
 8010002:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	685b      	ldr	r3, [r3, #4]
 8010008:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	69db      	ldr	r3, [r3, #28]
 801000e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	021b      	lsls	r3, r3, #8
 8010024:	4313      	orrs	r3, r2
 8010026:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8010028:	693b      	ldr	r3, [r7, #16]
 801002a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	691b      	ldr	r3, [r3, #16]
 8010032:	031b      	lsls	r3, r3, #12
 8010034:	4313      	orrs	r3, r2
 8010036:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801003e:	683b      	ldr	r3, [r7, #0]
 8010040:	685b      	ldr	r3, [r3, #4]
 8010042:	031b      	lsls	r3, r3, #12
 8010044:	4313      	orrs	r3, r2
 8010046:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	4a11      	ldr	r2, [pc, #68]	; (8010090 <OC4Config+0xa8>)
 801004c:	4293      	cmp	r3, r2
 801004e:	d003      	beq.n	8010058 <OC4Config+0x70>
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	4a10      	ldr	r2, [pc, #64]	; (8010094 <OC4Config+0xac>)
 8010054:	4293      	cmp	r3, r2
 8010056:	d107      	bne.n	8010068 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8010058:	697b      	ldr	r3, [r7, #20]
 801005a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	699b      	ldr	r3, [r3, #24]
 8010062:	019b      	lsls	r3, r3, #6
 8010064:	4313      	orrs	r3, r2
 8010066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	697a      	ldr	r2, [r7, #20]
 801006c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	68fa      	ldr	r2, [r7, #12]
 8010072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8010074:	683b      	ldr	r3, [r7, #0]
 8010076:	68db      	ldr	r3, [r3, #12]
 8010078:	4619      	mov	r1, r3
 801007a:	6878      	ldr	r0, [r7, #4]
 801007c:	f7ff fd94 	bl	800fba8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	693a      	ldr	r2, [r7, #16]
 8010084:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8010086:	2300      	movs	r3, #0
}
 8010088:	4618      	mov	r0, r3
 801008a:	3718      	adds	r7, #24
 801008c:	46bd      	mov	sp, r7
 801008e:	bd80      	pop	{r7, pc}
 8010090:	40012c00 	.word	0x40012c00
 8010094:	40013400 	.word	0x40013400

08010098 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010098:	b084      	sub	sp, #16
 801009a:	b480      	push	{r7}
 801009c:	b083      	sub	sp, #12
 801009e:	af00      	add	r7, sp, #0
 80100a0:	6078      	str	r0, [r7, #4]
 80100a2:	f107 0014 	add.w	r0, r7, #20
 80100a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80100aa:	2300      	movs	r3, #0
}
 80100ac:	4618      	mov	r0, r3
 80100ae:	370c      	adds	r7, #12
 80100b0:	46bd      	mov	sp, r7
 80100b2:	bc80      	pop	{r7}
 80100b4:	b004      	add	sp, #16
 80100b6:	4770      	bx	lr

080100b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80100b8:	b480      	push	{r7}
 80100ba:	b085      	sub	sp, #20
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	2200      	movs	r2, #0
 80100c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80100c8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80100cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	b29a      	uxth	r2, r3
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80100d8:	2300      	movs	r3, #0
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3714      	adds	r7, #20
 80100de:	46bd      	mov	sp, r7
 80100e0:	bc80      	pop	{r7}
 80100e2:	4770      	bx	lr

080100e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80100e4:	b480      	push	{r7}
 80100e6:	b085      	sub	sp, #20
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80100ec:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80100f0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80100f8:	b29a      	uxth	r2, r3
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	43db      	mvns	r3, r3
 8010100:	b29b      	uxth	r3, r3
 8010102:	4013      	ands	r3, r2
 8010104:	b29a      	uxth	r2, r3
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 801010c:	2300      	movs	r3, #0
}
 801010e:	4618      	mov	r0, r3
 8010110:	3714      	adds	r7, #20
 8010112:	46bd      	mov	sp, r7
 8010114:	bc80      	pop	{r7}
 8010116:	4770      	bx	lr

08010118 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8010118:	b480      	push	{r7}
 801011a:	b083      	sub	sp, #12
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
 8010120:	460b      	mov	r3, r1
 8010122:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8010124:	2300      	movs	r3, #0
}
 8010126:	4618      	mov	r0, r3
 8010128:	370c      	adds	r7, #12
 801012a:	46bd      	mov	sp, r7
 801012c:	bc80      	pop	{r7}
 801012e:	4770      	bx	lr

08010130 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010130:	b084      	sub	sp, #16
 8010132:	b480      	push	{r7}
 8010134:	b083      	sub	sp, #12
 8010136:	af00      	add	r7, sp, #0
 8010138:	6078      	str	r0, [r7, #4]
 801013a:	f107 0014 	add.w	r0, r7, #20
 801013e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	2201      	movs	r2, #1
 8010146:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2200      	movs	r2, #0
 801014e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	2200      	movs	r2, #0
 8010156:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	2200      	movs	r2, #0
 801015e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8010162:	2300      	movs	r3, #0
}
 8010164:	4618      	mov	r0, r3
 8010166:	370c      	adds	r7, #12
 8010168:	46bd      	mov	sp, r7
 801016a:	bc80      	pop	{r7}
 801016c:	b004      	add	sp, #16
 801016e:	4770      	bx	lr

08010170 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 8010170:	b480      	push	{r7}
 8010172:	b083      	sub	sp, #12
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
 8010178:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801017a:	2300      	movs	r3, #0
}
 801017c:	4618      	mov	r0, r3
 801017e:	370c      	adds	r7, #12
 8010180:	46bd      	mov	sp, r7
 8010182:	bc80      	pop	{r7}
 8010184:	4770      	bx	lr

08010186 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 8010186:	b480      	push	{r7}
 8010188:	b083      	sub	sp, #12
 801018a:	af00      	add	r7, sp, #0
 801018c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801018e:	2300      	movs	r3, #0
}
 8010190:	4618      	mov	r0, r3
 8010192:	370c      	adds	r7, #12
 8010194:	46bd      	mov	sp, r7
 8010196:	bc80      	pop	{r7}
 8010198:	4770      	bx	lr
	...

0801019c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801019c:	b480      	push	{r7}
 801019e:	b09d      	sub	sp, #116	; 0x74
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	6078      	str	r0, [r7, #4]
 80101a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80101a6:	2300      	movs	r3, #0
 80101a8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80101ac:	687a      	ldr	r2, [r7, #4]
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	009b      	lsls	r3, r3, #2
 80101b4:	4413      	add	r3, r2
 80101b6:	881b      	ldrh	r3, [r3, #0]
 80101b8:	b29b      	uxth	r3, r3
 80101ba:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80101be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80101c2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	78db      	ldrb	r3, [r3, #3]
 80101ca:	2b03      	cmp	r3, #3
 80101cc:	d81f      	bhi.n	801020e <USB_ActivateEndpoint+0x72>
 80101ce:	a201      	add	r2, pc, #4	; (adr r2, 80101d4 <USB_ActivateEndpoint+0x38>)
 80101d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101d4:	080101e5 	.word	0x080101e5
 80101d8:	08010201 	.word	0x08010201
 80101dc:	08010217 	.word	0x08010217
 80101e0:	080101f3 	.word	0x080101f3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80101e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80101e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80101ec:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80101f0:	e012      	b.n	8010218 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80101f2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80101f6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80101fa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80101fe:	e00b      	b.n	8010218 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010200:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8010204:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010208:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 801020c:	e004      	b.n	8010218 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801020e:	2301      	movs	r3, #1
 8010210:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8010214:	e000      	b.n	8010218 <USB_ActivateEndpoint+0x7c>
      break;
 8010216:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010218:	687a      	ldr	r2, [r7, #4]
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	781b      	ldrb	r3, [r3, #0]
 801021e:	009b      	lsls	r3, r3, #2
 8010220:	441a      	add	r2, r3
 8010222:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8010226:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801022a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801022e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010232:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010236:	b29b      	uxth	r3, r3
 8010238:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801023a:	687a      	ldr	r2, [r7, #4]
 801023c:	683b      	ldr	r3, [r7, #0]
 801023e:	781b      	ldrb	r3, [r3, #0]
 8010240:	009b      	lsls	r3, r3, #2
 8010242:	4413      	add	r3, r2
 8010244:	881b      	ldrh	r3, [r3, #0]
 8010246:	b29b      	uxth	r3, r3
 8010248:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801024c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010250:	b29a      	uxth	r2, r3
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	b29b      	uxth	r3, r3
 8010258:	4313      	orrs	r3, r2
 801025a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 801025e:	687a      	ldr	r2, [r7, #4]
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	781b      	ldrb	r3, [r3, #0]
 8010264:	009b      	lsls	r3, r3, #2
 8010266:	441a      	add	r2, r3
 8010268:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801026c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801027c:	b29b      	uxth	r3, r3
 801027e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	7b1b      	ldrb	r3, [r3, #12]
 8010284:	2b00      	cmp	r3, #0
 8010286:	f040 8178 	bne.w	801057a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 801028a:	683b      	ldr	r3, [r7, #0]
 801028c:	785b      	ldrb	r3, [r3, #1]
 801028e:	2b00      	cmp	r3, #0
 8010290:	f000 8084 	beq.w	801039c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	61bb      	str	r3, [r7, #24]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801029e:	b29b      	uxth	r3, r3
 80102a0:	461a      	mov	r2, r3
 80102a2:	69bb      	ldr	r3, [r7, #24]
 80102a4:	4413      	add	r3, r2
 80102a6:	61bb      	str	r3, [r7, #24]
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	011a      	lsls	r2, r3, #4
 80102ae:	69bb      	ldr	r3, [r7, #24]
 80102b0:	4413      	add	r3, r2
 80102b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80102b6:	617b      	str	r3, [r7, #20]
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	88db      	ldrh	r3, [r3, #6]
 80102bc:	085b      	lsrs	r3, r3, #1
 80102be:	b29b      	uxth	r3, r3
 80102c0:	005b      	lsls	r3, r3, #1
 80102c2:	b29a      	uxth	r2, r3
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80102c8:	687a      	ldr	r2, [r7, #4]
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	781b      	ldrb	r3, [r3, #0]
 80102ce:	009b      	lsls	r3, r3, #2
 80102d0:	4413      	add	r3, r2
 80102d2:	881b      	ldrh	r3, [r3, #0]
 80102d4:	827b      	strh	r3, [r7, #18]
 80102d6:	8a7b      	ldrh	r3, [r7, #18]
 80102d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d01b      	beq.n	8010318 <USB_ActivateEndpoint+0x17c>
 80102e0:	687a      	ldr	r2, [r7, #4]
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	781b      	ldrb	r3, [r3, #0]
 80102e6:	009b      	lsls	r3, r3, #2
 80102e8:	4413      	add	r3, r2
 80102ea:	881b      	ldrh	r3, [r3, #0]
 80102ec:	b29b      	uxth	r3, r3
 80102ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80102f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80102f6:	823b      	strh	r3, [r7, #16]
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	683b      	ldr	r3, [r7, #0]
 80102fc:	781b      	ldrb	r3, [r3, #0]
 80102fe:	009b      	lsls	r3, r3, #2
 8010300:	441a      	add	r2, r3
 8010302:	8a3b      	ldrh	r3, [r7, #16]
 8010304:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010308:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801030c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010310:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010314:	b29b      	uxth	r3, r3
 8010316:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	78db      	ldrb	r3, [r3, #3]
 801031c:	2b01      	cmp	r3, #1
 801031e:	d020      	beq.n	8010362 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010320:	687a      	ldr	r2, [r7, #4]
 8010322:	683b      	ldr	r3, [r7, #0]
 8010324:	781b      	ldrb	r3, [r3, #0]
 8010326:	009b      	lsls	r3, r3, #2
 8010328:	4413      	add	r3, r2
 801032a:	881b      	ldrh	r3, [r3, #0]
 801032c:	b29b      	uxth	r3, r3
 801032e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010336:	81bb      	strh	r3, [r7, #12]
 8010338:	89bb      	ldrh	r3, [r7, #12]
 801033a:	f083 0320 	eor.w	r3, r3, #32
 801033e:	81bb      	strh	r3, [r7, #12]
 8010340:	687a      	ldr	r2, [r7, #4]
 8010342:	683b      	ldr	r3, [r7, #0]
 8010344:	781b      	ldrb	r3, [r3, #0]
 8010346:	009b      	lsls	r3, r3, #2
 8010348:	441a      	add	r2, r3
 801034a:	89bb      	ldrh	r3, [r7, #12]
 801034c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010350:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010354:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801035c:	b29b      	uxth	r3, r3
 801035e:	8013      	strh	r3, [r2, #0]
 8010360:	e2d5      	b.n	801090e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010362:	687a      	ldr	r2, [r7, #4]
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	781b      	ldrb	r3, [r3, #0]
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	4413      	add	r3, r2
 801036c:	881b      	ldrh	r3, [r3, #0]
 801036e:	b29b      	uxth	r3, r3
 8010370:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010374:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010378:	81fb      	strh	r3, [r7, #14]
 801037a:	687a      	ldr	r2, [r7, #4]
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	781b      	ldrb	r3, [r3, #0]
 8010380:	009b      	lsls	r3, r3, #2
 8010382:	441a      	add	r2, r3
 8010384:	89fb      	ldrh	r3, [r7, #14]
 8010386:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801038a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801038e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010396:	b29b      	uxth	r3, r3
 8010398:	8013      	strh	r3, [r2, #0]
 801039a:	e2b8      	b.n	801090e <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	633b      	str	r3, [r7, #48]	; 0x30
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80103a6:	b29b      	uxth	r3, r3
 80103a8:	461a      	mov	r2, r3
 80103aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103ac:	4413      	add	r3, r2
 80103ae:	633b      	str	r3, [r7, #48]	; 0x30
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	781b      	ldrb	r3, [r3, #0]
 80103b4:	011a      	lsls	r2, r3, #4
 80103b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103b8:	4413      	add	r3, r2
 80103ba:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80103be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	88db      	ldrh	r3, [r3, #6]
 80103c4:	085b      	lsrs	r3, r3, #1
 80103c6:	b29b      	uxth	r3, r3
 80103c8:	005b      	lsls	r3, r3, #1
 80103ca:	b29a      	uxth	r2, r3
 80103cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103ce:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80103da:	b29b      	uxth	r3, r3
 80103dc:	461a      	mov	r2, r3
 80103de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e0:	4413      	add	r3, r2
 80103e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	781b      	ldrb	r3, [r3, #0]
 80103e8:	011a      	lsls	r2, r3, #4
 80103ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ec:	4413      	add	r3, r2
 80103ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80103f2:	627b      	str	r3, [r7, #36]	; 0x24
 80103f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103f6:	881b      	ldrh	r3, [r3, #0]
 80103f8:	b29b      	uxth	r3, r3
 80103fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80103fe:	b29a      	uxth	r2, r3
 8010400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010402:	801a      	strh	r2, [r3, #0]
 8010404:	683b      	ldr	r3, [r7, #0]
 8010406:	691b      	ldr	r3, [r3, #16]
 8010408:	2b3e      	cmp	r3, #62	; 0x3e
 801040a:	d91d      	bls.n	8010448 <USB_ActivateEndpoint+0x2ac>
 801040c:	683b      	ldr	r3, [r7, #0]
 801040e:	691b      	ldr	r3, [r3, #16]
 8010410:	095b      	lsrs	r3, r3, #5
 8010412:	66bb      	str	r3, [r7, #104]	; 0x68
 8010414:	683b      	ldr	r3, [r7, #0]
 8010416:	691b      	ldr	r3, [r3, #16]
 8010418:	f003 031f 	and.w	r3, r3, #31
 801041c:	2b00      	cmp	r3, #0
 801041e:	d102      	bne.n	8010426 <USB_ActivateEndpoint+0x28a>
 8010420:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010422:	3b01      	subs	r3, #1
 8010424:	66bb      	str	r3, [r7, #104]	; 0x68
 8010426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010428:	881b      	ldrh	r3, [r3, #0]
 801042a:	b29a      	uxth	r2, r3
 801042c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801042e:	b29b      	uxth	r3, r3
 8010430:	029b      	lsls	r3, r3, #10
 8010432:	b29b      	uxth	r3, r3
 8010434:	4313      	orrs	r3, r2
 8010436:	b29b      	uxth	r3, r3
 8010438:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801043c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010440:	b29a      	uxth	r2, r3
 8010442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010444:	801a      	strh	r2, [r3, #0]
 8010446:	e026      	b.n	8010496 <USB_ActivateEndpoint+0x2fa>
 8010448:	683b      	ldr	r3, [r7, #0]
 801044a:	691b      	ldr	r3, [r3, #16]
 801044c:	2b00      	cmp	r3, #0
 801044e:	d10a      	bne.n	8010466 <USB_ActivateEndpoint+0x2ca>
 8010450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010452:	881b      	ldrh	r3, [r3, #0]
 8010454:	b29b      	uxth	r3, r3
 8010456:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801045a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801045e:	b29a      	uxth	r2, r3
 8010460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010462:	801a      	strh	r2, [r3, #0]
 8010464:	e017      	b.n	8010496 <USB_ActivateEndpoint+0x2fa>
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	691b      	ldr	r3, [r3, #16]
 801046a:	085b      	lsrs	r3, r3, #1
 801046c:	66bb      	str	r3, [r7, #104]	; 0x68
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	691b      	ldr	r3, [r3, #16]
 8010472:	f003 0301 	and.w	r3, r3, #1
 8010476:	2b00      	cmp	r3, #0
 8010478:	d002      	beq.n	8010480 <USB_ActivateEndpoint+0x2e4>
 801047a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801047c:	3301      	adds	r3, #1
 801047e:	66bb      	str	r3, [r7, #104]	; 0x68
 8010480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010482:	881b      	ldrh	r3, [r3, #0]
 8010484:	b29a      	uxth	r2, r3
 8010486:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010488:	b29b      	uxth	r3, r3
 801048a:	029b      	lsls	r3, r3, #10
 801048c:	b29b      	uxth	r3, r3
 801048e:	4313      	orrs	r3, r2
 8010490:	b29a      	uxth	r2, r3
 8010492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010494:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010496:	687a      	ldr	r2, [r7, #4]
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	009b      	lsls	r3, r3, #2
 801049e:	4413      	add	r3, r2
 80104a0:	881b      	ldrh	r3, [r3, #0]
 80104a2:	847b      	strh	r3, [r7, #34]	; 0x22
 80104a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d01b      	beq.n	80104e6 <USB_ActivateEndpoint+0x34a>
 80104ae:	687a      	ldr	r2, [r7, #4]
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	781b      	ldrb	r3, [r3, #0]
 80104b4:	009b      	lsls	r3, r3, #2
 80104b6:	4413      	add	r3, r2
 80104b8:	881b      	ldrh	r3, [r3, #0]
 80104ba:	b29b      	uxth	r3, r3
 80104bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80104c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80104c4:	843b      	strh	r3, [r7, #32]
 80104c6:	687a      	ldr	r2, [r7, #4]
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	781b      	ldrb	r3, [r3, #0]
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	441a      	add	r2, r3
 80104d0:	8c3b      	ldrh	r3, [r7, #32]
 80104d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80104de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104e2:	b29b      	uxth	r3, r3
 80104e4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80104e6:	683b      	ldr	r3, [r7, #0]
 80104e8:	781b      	ldrb	r3, [r3, #0]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d124      	bne.n	8010538 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80104ee:	687a      	ldr	r2, [r7, #4]
 80104f0:	683b      	ldr	r3, [r7, #0]
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	009b      	lsls	r3, r3, #2
 80104f6:	4413      	add	r3, r2
 80104f8:	881b      	ldrh	r3, [r3, #0]
 80104fa:	b29b      	uxth	r3, r3
 80104fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010504:	83bb      	strh	r3, [r7, #28]
 8010506:	8bbb      	ldrh	r3, [r7, #28]
 8010508:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801050c:	83bb      	strh	r3, [r7, #28]
 801050e:	8bbb      	ldrh	r3, [r7, #28]
 8010510:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010514:	83bb      	strh	r3, [r7, #28]
 8010516:	687a      	ldr	r2, [r7, #4]
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	781b      	ldrb	r3, [r3, #0]
 801051c:	009b      	lsls	r3, r3, #2
 801051e:	441a      	add	r2, r3
 8010520:	8bbb      	ldrh	r3, [r7, #28]
 8010522:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010526:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801052a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801052e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010532:	b29b      	uxth	r3, r3
 8010534:	8013      	strh	r3, [r2, #0]
 8010536:	e1ea      	b.n	801090e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	683b      	ldr	r3, [r7, #0]
 801053c:	781b      	ldrb	r3, [r3, #0]
 801053e:	009b      	lsls	r3, r3, #2
 8010540:	4413      	add	r3, r2
 8010542:	881b      	ldrh	r3, [r3, #0]
 8010544:	b29b      	uxth	r3, r3
 8010546:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801054a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801054e:	83fb      	strh	r3, [r7, #30]
 8010550:	8bfb      	ldrh	r3, [r7, #30]
 8010552:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010556:	83fb      	strh	r3, [r7, #30]
 8010558:	687a      	ldr	r2, [r7, #4]
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	781b      	ldrb	r3, [r3, #0]
 801055e:	009b      	lsls	r3, r3, #2
 8010560:	441a      	add	r2, r3
 8010562:	8bfb      	ldrh	r3, [r7, #30]
 8010564:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010568:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801056c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010574:	b29b      	uxth	r3, r3
 8010576:	8013      	strh	r3, [r2, #0]
 8010578:	e1c9      	b.n	801090e <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	78db      	ldrb	r3, [r3, #3]
 801057e:	2b02      	cmp	r3, #2
 8010580:	d11e      	bne.n	80105c0 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010582:	687a      	ldr	r2, [r7, #4]
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	009b      	lsls	r3, r3, #2
 801058a:	4413      	add	r3, r2
 801058c:	881b      	ldrh	r3, [r3, #0]
 801058e:	b29b      	uxth	r3, r3
 8010590:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010598:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801059c:	687a      	ldr	r2, [r7, #4]
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	781b      	ldrb	r3, [r3, #0]
 80105a2:	009b      	lsls	r3, r3, #2
 80105a4:	441a      	add	r2, r3
 80105a6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80105aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80105ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80105b2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80105b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	8013      	strh	r3, [r2, #0]
 80105be:	e01d      	b.n	80105fc <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80105c0:	687a      	ldr	r2, [r7, #4]
 80105c2:	683b      	ldr	r3, [r7, #0]
 80105c4:	781b      	ldrb	r3, [r3, #0]
 80105c6:	009b      	lsls	r3, r3, #2
 80105c8:	4413      	add	r3, r2
 80105ca:	881b      	ldrh	r3, [r3, #0]
 80105cc:	b29b      	uxth	r3, r3
 80105ce:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80105d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80105d6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80105da:	687a      	ldr	r2, [r7, #4]
 80105dc:	683b      	ldr	r3, [r7, #0]
 80105de:	781b      	ldrb	r3, [r3, #0]
 80105e0:	009b      	lsls	r3, r3, #2
 80105e2:	441a      	add	r2, r3
 80105e4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80105e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80105ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80105f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80105f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105f8:	b29b      	uxth	r3, r3
 80105fa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010606:	b29b      	uxth	r3, r3
 8010608:	461a      	mov	r2, r3
 801060a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801060c:	4413      	add	r3, r2
 801060e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	781b      	ldrb	r3, [r3, #0]
 8010614:	011a      	lsls	r2, r3, #4
 8010616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010618:	4413      	add	r3, r2
 801061a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801061e:	65bb      	str	r3, [r7, #88]	; 0x58
 8010620:	683b      	ldr	r3, [r7, #0]
 8010622:	891b      	ldrh	r3, [r3, #8]
 8010624:	085b      	lsrs	r3, r3, #1
 8010626:	b29b      	uxth	r3, r3
 8010628:	005b      	lsls	r3, r3, #1
 801062a:	b29a      	uxth	r2, r3
 801062c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801062e:	801a      	strh	r2, [r3, #0]
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	657b      	str	r3, [r7, #84]	; 0x54
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801063a:	b29b      	uxth	r3, r3
 801063c:	461a      	mov	r2, r3
 801063e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010640:	4413      	add	r3, r2
 8010642:	657b      	str	r3, [r7, #84]	; 0x54
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	011a      	lsls	r2, r3, #4
 801064a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801064c:	4413      	add	r3, r2
 801064e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8010652:	653b      	str	r3, [r7, #80]	; 0x50
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	895b      	ldrh	r3, [r3, #10]
 8010658:	085b      	lsrs	r3, r3, #1
 801065a:	b29b      	uxth	r3, r3
 801065c:	005b      	lsls	r3, r3, #1
 801065e:	b29a      	uxth	r2, r3
 8010660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010662:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	785b      	ldrb	r3, [r3, #1]
 8010668:	2b00      	cmp	r3, #0
 801066a:	f040 8093 	bne.w	8010794 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801066e:	687a      	ldr	r2, [r7, #4]
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	781b      	ldrb	r3, [r3, #0]
 8010674:	009b      	lsls	r3, r3, #2
 8010676:	4413      	add	r3, r2
 8010678:	881b      	ldrh	r3, [r3, #0]
 801067a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801067e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010686:	2b00      	cmp	r3, #0
 8010688:	d01b      	beq.n	80106c2 <USB_ActivateEndpoint+0x526>
 801068a:	687a      	ldr	r2, [r7, #4]
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	781b      	ldrb	r3, [r3, #0]
 8010690:	009b      	lsls	r3, r3, #2
 8010692:	4413      	add	r3, r2
 8010694:	881b      	ldrh	r3, [r3, #0]
 8010696:	b29b      	uxth	r3, r3
 8010698:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801069c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106a0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80106a2:	687a      	ldr	r2, [r7, #4]
 80106a4:	683b      	ldr	r3, [r7, #0]
 80106a6:	781b      	ldrb	r3, [r3, #0]
 80106a8:	009b      	lsls	r3, r3, #2
 80106aa:	441a      	add	r2, r3
 80106ac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80106ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80106b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80106b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80106ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106be:	b29b      	uxth	r3, r3
 80106c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80106c2:	687a      	ldr	r2, [r7, #4]
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	781b      	ldrb	r3, [r3, #0]
 80106c8:	009b      	lsls	r3, r3, #2
 80106ca:	4413      	add	r3, r2
 80106cc:	881b      	ldrh	r3, [r3, #0]
 80106ce:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80106d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80106d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d01b      	beq.n	8010712 <USB_ActivateEndpoint+0x576>
 80106da:	687a      	ldr	r2, [r7, #4]
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	781b      	ldrb	r3, [r3, #0]
 80106e0:	009b      	lsls	r3, r3, #2
 80106e2:	4413      	add	r3, r2
 80106e4:	881b      	ldrh	r3, [r3, #0]
 80106e6:	b29b      	uxth	r3, r3
 80106e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80106ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106f0:	877b      	strh	r3, [r7, #58]	; 0x3a
 80106f2:	687a      	ldr	r2, [r7, #4]
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	781b      	ldrb	r3, [r3, #0]
 80106f8:	009b      	lsls	r3, r3, #2
 80106fa:	441a      	add	r2, r3
 80106fc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80106fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010702:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010706:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801070a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801070e:	b29b      	uxth	r3, r3
 8010710:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010712:	687a      	ldr	r2, [r7, #4]
 8010714:	683b      	ldr	r3, [r7, #0]
 8010716:	781b      	ldrb	r3, [r3, #0]
 8010718:	009b      	lsls	r3, r3, #2
 801071a:	4413      	add	r3, r2
 801071c:	881b      	ldrh	r3, [r3, #0]
 801071e:	b29b      	uxth	r3, r3
 8010720:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010724:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010728:	873b      	strh	r3, [r7, #56]	; 0x38
 801072a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801072c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8010730:	873b      	strh	r3, [r7, #56]	; 0x38
 8010732:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010734:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010738:	873b      	strh	r3, [r7, #56]	; 0x38
 801073a:	687a      	ldr	r2, [r7, #4]
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	009b      	lsls	r3, r3, #2
 8010742:	441a      	add	r2, r3
 8010744:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010746:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801074a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801074e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010756:	b29b      	uxth	r3, r3
 8010758:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801075a:	687a      	ldr	r2, [r7, #4]
 801075c:	683b      	ldr	r3, [r7, #0]
 801075e:	781b      	ldrb	r3, [r3, #0]
 8010760:	009b      	lsls	r3, r3, #2
 8010762:	4413      	add	r3, r2
 8010764:	881b      	ldrh	r3, [r3, #0]
 8010766:	b29b      	uxth	r3, r3
 8010768:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801076c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010770:	86fb      	strh	r3, [r7, #54]	; 0x36
 8010772:	687a      	ldr	r2, [r7, #4]
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	781b      	ldrb	r3, [r3, #0]
 8010778:	009b      	lsls	r3, r3, #2
 801077a:	441a      	add	r2, r3
 801077c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801077e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010782:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801078a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801078e:	b29b      	uxth	r3, r3
 8010790:	8013      	strh	r3, [r2, #0]
 8010792:	e0bc      	b.n	801090e <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010794:	687a      	ldr	r2, [r7, #4]
 8010796:	683b      	ldr	r3, [r7, #0]
 8010798:	781b      	ldrb	r3, [r3, #0]
 801079a:	009b      	lsls	r3, r3, #2
 801079c:	4413      	add	r3, r2
 801079e:	881b      	ldrh	r3, [r3, #0]
 80107a0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80107a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80107a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d01d      	beq.n	80107ec <USB_ActivateEndpoint+0x650>
 80107b0:	687a      	ldr	r2, [r7, #4]
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	009b      	lsls	r3, r3, #2
 80107b8:	4413      	add	r3, r2
 80107ba:	881b      	ldrh	r3, [r3, #0]
 80107bc:	b29b      	uxth	r3, r3
 80107be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80107c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80107c6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80107ca:	687a      	ldr	r2, [r7, #4]
 80107cc:	683b      	ldr	r3, [r7, #0]
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	009b      	lsls	r3, r3, #2
 80107d2:	441a      	add	r2, r3
 80107d4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80107d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80107dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80107e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80107e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80107ec:	687a      	ldr	r2, [r7, #4]
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	781b      	ldrb	r3, [r3, #0]
 80107f2:	009b      	lsls	r3, r3, #2
 80107f4:	4413      	add	r3, r2
 80107f6:	881b      	ldrh	r3, [r3, #0]
 80107f8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80107fc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8010800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010804:	2b00      	cmp	r3, #0
 8010806:	d01d      	beq.n	8010844 <USB_ActivateEndpoint+0x6a8>
 8010808:	687a      	ldr	r2, [r7, #4]
 801080a:	683b      	ldr	r3, [r7, #0]
 801080c:	781b      	ldrb	r3, [r3, #0]
 801080e:	009b      	lsls	r3, r3, #2
 8010810:	4413      	add	r3, r2
 8010812:	881b      	ldrh	r3, [r3, #0]
 8010814:	b29b      	uxth	r3, r3
 8010816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801081a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801081e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8010822:	687a      	ldr	r2, [r7, #4]
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	009b      	lsls	r3, r3, #2
 801082a:	441a      	add	r2, r3
 801082c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8010830:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010834:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010838:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801083c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010840:	b29b      	uxth	r3, r3
 8010842:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	78db      	ldrb	r3, [r3, #3]
 8010848:	2b01      	cmp	r3, #1
 801084a:	d024      	beq.n	8010896 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801084c:	687a      	ldr	r2, [r7, #4]
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	781b      	ldrb	r3, [r3, #0]
 8010852:	009b      	lsls	r3, r3, #2
 8010854:	4413      	add	r3, r2
 8010856:	881b      	ldrh	r3, [r3, #0]
 8010858:	b29b      	uxth	r3, r3
 801085a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801085e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010862:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010866:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801086a:	f083 0320 	eor.w	r3, r3, #32
 801086e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010872:	687a      	ldr	r2, [r7, #4]
 8010874:	683b      	ldr	r3, [r7, #0]
 8010876:	781b      	ldrb	r3, [r3, #0]
 8010878:	009b      	lsls	r3, r3, #2
 801087a:	441a      	add	r2, r3
 801087c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010880:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010884:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010888:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801088c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010890:	b29b      	uxth	r3, r3
 8010892:	8013      	strh	r3, [r2, #0]
 8010894:	e01d      	b.n	80108d2 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010896:	687a      	ldr	r2, [r7, #4]
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	781b      	ldrb	r3, [r3, #0]
 801089c:	009b      	lsls	r3, r3, #2
 801089e:	4413      	add	r3, r2
 80108a0:	881b      	ldrh	r3, [r3, #0]
 80108a2:	b29b      	uxth	r3, r3
 80108a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80108a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80108ac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80108b0:	687a      	ldr	r2, [r7, #4]
 80108b2:	683b      	ldr	r3, [r7, #0]
 80108b4:	781b      	ldrb	r3, [r3, #0]
 80108b6:	009b      	lsls	r3, r3, #2
 80108b8:	441a      	add	r2, r3
 80108ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80108be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80108c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80108c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80108ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108ce:	b29b      	uxth	r3, r3
 80108d0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80108d2:	687a      	ldr	r2, [r7, #4]
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	781b      	ldrb	r3, [r3, #0]
 80108d8:	009b      	lsls	r3, r3, #2
 80108da:	4413      	add	r3, r2
 80108dc:	881b      	ldrh	r3, [r3, #0]
 80108de:	b29b      	uxth	r3, r3
 80108e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80108e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108e8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80108ec:	687a      	ldr	r2, [r7, #4]
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	781b      	ldrb	r3, [r3, #0]
 80108f2:	009b      	lsls	r3, r3, #2
 80108f4:	441a      	add	r2, r3
 80108f6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80108fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80108fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010902:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801090a:	b29b      	uxth	r3, r3
 801090c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801090e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8010912:	4618      	mov	r0, r3
 8010914:	3774      	adds	r7, #116	; 0x74
 8010916:	46bd      	mov	sp, r7
 8010918:	bc80      	pop	{r7}
 801091a:	4770      	bx	lr

0801091c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801091c:	b480      	push	{r7}
 801091e:	b08d      	sub	sp, #52	; 0x34
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
 8010924:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010926:	683b      	ldr	r3, [r7, #0]
 8010928:	7b1b      	ldrb	r3, [r3, #12]
 801092a:	2b00      	cmp	r3, #0
 801092c:	f040 808e 	bne.w	8010a4c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	785b      	ldrb	r3, [r3, #1]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d044      	beq.n	80109c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010938:	687a      	ldr	r2, [r7, #4]
 801093a:	683b      	ldr	r3, [r7, #0]
 801093c:	781b      	ldrb	r3, [r3, #0]
 801093e:	009b      	lsls	r3, r3, #2
 8010940:	4413      	add	r3, r2
 8010942:	881b      	ldrh	r3, [r3, #0]
 8010944:	81bb      	strh	r3, [r7, #12]
 8010946:	89bb      	ldrh	r3, [r7, #12]
 8010948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801094c:	2b00      	cmp	r3, #0
 801094e:	d01b      	beq.n	8010988 <USB_DeactivateEndpoint+0x6c>
 8010950:	687a      	ldr	r2, [r7, #4]
 8010952:	683b      	ldr	r3, [r7, #0]
 8010954:	781b      	ldrb	r3, [r3, #0]
 8010956:	009b      	lsls	r3, r3, #2
 8010958:	4413      	add	r3, r2
 801095a:	881b      	ldrh	r3, [r3, #0]
 801095c:	b29b      	uxth	r3, r3
 801095e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010966:	817b      	strh	r3, [r7, #10]
 8010968:	687a      	ldr	r2, [r7, #4]
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	009b      	lsls	r3, r3, #2
 8010970:	441a      	add	r2, r3
 8010972:	897b      	ldrh	r3, [r7, #10]
 8010974:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010978:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801097c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010980:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010984:	b29b      	uxth	r3, r3
 8010986:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010988:	687a      	ldr	r2, [r7, #4]
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	781b      	ldrb	r3, [r3, #0]
 801098e:	009b      	lsls	r3, r3, #2
 8010990:	4413      	add	r3, r2
 8010992:	881b      	ldrh	r3, [r3, #0]
 8010994:	b29b      	uxth	r3, r3
 8010996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801099a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801099e:	813b      	strh	r3, [r7, #8]
 80109a0:	687a      	ldr	r2, [r7, #4]
 80109a2:	683b      	ldr	r3, [r7, #0]
 80109a4:	781b      	ldrb	r3, [r3, #0]
 80109a6:	009b      	lsls	r3, r3, #2
 80109a8:	441a      	add	r2, r3
 80109aa:	893b      	ldrh	r3, [r7, #8]
 80109ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80109b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80109b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80109b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80109bc:	b29b      	uxth	r3, r3
 80109be:	8013      	strh	r3, [r2, #0]
 80109c0:	e192      	b.n	8010ce8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80109c2:	687a      	ldr	r2, [r7, #4]
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	781b      	ldrb	r3, [r3, #0]
 80109c8:	009b      	lsls	r3, r3, #2
 80109ca:	4413      	add	r3, r2
 80109cc:	881b      	ldrh	r3, [r3, #0]
 80109ce:	827b      	strh	r3, [r7, #18]
 80109d0:	8a7b      	ldrh	r3, [r7, #18]
 80109d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d01b      	beq.n	8010a12 <USB_DeactivateEndpoint+0xf6>
 80109da:	687a      	ldr	r2, [r7, #4]
 80109dc:	683b      	ldr	r3, [r7, #0]
 80109de:	781b      	ldrb	r3, [r3, #0]
 80109e0:	009b      	lsls	r3, r3, #2
 80109e2:	4413      	add	r3, r2
 80109e4:	881b      	ldrh	r3, [r3, #0]
 80109e6:	b29b      	uxth	r3, r3
 80109e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80109ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109f0:	823b      	strh	r3, [r7, #16]
 80109f2:	687a      	ldr	r2, [r7, #4]
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	781b      	ldrb	r3, [r3, #0]
 80109f8:	009b      	lsls	r3, r3, #2
 80109fa:	441a      	add	r2, r3
 80109fc:	8a3b      	ldrh	r3, [r7, #16]
 80109fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a0e:	b29b      	uxth	r3, r3
 8010a10:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010a12:	687a      	ldr	r2, [r7, #4]
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	009b      	lsls	r3, r3, #2
 8010a1a:	4413      	add	r3, r2
 8010a1c:	881b      	ldrh	r3, [r3, #0]
 8010a1e:	b29b      	uxth	r3, r3
 8010a20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a28:	81fb      	strh	r3, [r7, #14]
 8010a2a:	687a      	ldr	r2, [r7, #4]
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	781b      	ldrb	r3, [r3, #0]
 8010a30:	009b      	lsls	r3, r3, #2
 8010a32:	441a      	add	r2, r3
 8010a34:	89fb      	ldrh	r3, [r7, #14]
 8010a36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	8013      	strh	r3, [r2, #0]
 8010a4a:	e14d      	b.n	8010ce8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	785b      	ldrb	r3, [r3, #1]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	f040 80a5 	bne.w	8010ba0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010a56:	687a      	ldr	r2, [r7, #4]
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	781b      	ldrb	r3, [r3, #0]
 8010a5c:	009b      	lsls	r3, r3, #2
 8010a5e:	4413      	add	r3, r2
 8010a60:	881b      	ldrh	r3, [r3, #0]
 8010a62:	843b      	strh	r3, [r7, #32]
 8010a64:	8c3b      	ldrh	r3, [r7, #32]
 8010a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d01b      	beq.n	8010aa6 <USB_DeactivateEndpoint+0x18a>
 8010a6e:	687a      	ldr	r2, [r7, #4]
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	781b      	ldrb	r3, [r3, #0]
 8010a74:	009b      	lsls	r3, r3, #2
 8010a76:	4413      	add	r3, r2
 8010a78:	881b      	ldrh	r3, [r3, #0]
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a84:	83fb      	strh	r3, [r7, #30]
 8010a86:	687a      	ldr	r2, [r7, #4]
 8010a88:	683b      	ldr	r3, [r7, #0]
 8010a8a:	781b      	ldrb	r3, [r3, #0]
 8010a8c:	009b      	lsls	r3, r3, #2
 8010a8e:	441a      	add	r2, r3
 8010a90:	8bfb      	ldrh	r3, [r7, #30]
 8010a92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010a9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010aa2:	b29b      	uxth	r3, r3
 8010aa4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010aa6:	687a      	ldr	r2, [r7, #4]
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	781b      	ldrb	r3, [r3, #0]
 8010aac:	009b      	lsls	r3, r3, #2
 8010aae:	4413      	add	r3, r2
 8010ab0:	881b      	ldrh	r3, [r3, #0]
 8010ab2:	83bb      	strh	r3, [r7, #28]
 8010ab4:	8bbb      	ldrh	r3, [r7, #28]
 8010ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d01b      	beq.n	8010af6 <USB_DeactivateEndpoint+0x1da>
 8010abe:	687a      	ldr	r2, [r7, #4]
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	781b      	ldrb	r3, [r3, #0]
 8010ac4:	009b      	lsls	r3, r3, #2
 8010ac6:	4413      	add	r3, r2
 8010ac8:	881b      	ldrh	r3, [r3, #0]
 8010aca:	b29b      	uxth	r3, r3
 8010acc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010ad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ad4:	837b      	strh	r3, [r7, #26]
 8010ad6:	687a      	ldr	r2, [r7, #4]
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	781b      	ldrb	r3, [r3, #0]
 8010adc:	009b      	lsls	r3, r3, #2
 8010ade:	441a      	add	r2, r3
 8010ae0:	8b7b      	ldrh	r3, [r7, #26]
 8010ae2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010ae6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010aea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010aee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010af2:	b29b      	uxth	r3, r3
 8010af4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8010af6:	687a      	ldr	r2, [r7, #4]
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	781b      	ldrb	r3, [r3, #0]
 8010afc:	009b      	lsls	r3, r3, #2
 8010afe:	4413      	add	r3, r2
 8010b00:	881b      	ldrh	r3, [r3, #0]
 8010b02:	b29b      	uxth	r3, r3
 8010b04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010b0c:	833b      	strh	r3, [r7, #24]
 8010b0e:	687a      	ldr	r2, [r7, #4]
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	781b      	ldrb	r3, [r3, #0]
 8010b14:	009b      	lsls	r3, r3, #2
 8010b16:	441a      	add	r2, r3
 8010b18:	8b3b      	ldrh	r3, [r7, #24]
 8010b1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010b2a:	b29b      	uxth	r3, r3
 8010b2c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010b2e:	687a      	ldr	r2, [r7, #4]
 8010b30:	683b      	ldr	r3, [r7, #0]
 8010b32:	781b      	ldrb	r3, [r3, #0]
 8010b34:	009b      	lsls	r3, r3, #2
 8010b36:	4413      	add	r3, r2
 8010b38:	881b      	ldrh	r3, [r3, #0]
 8010b3a:	b29b      	uxth	r3, r3
 8010b3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010b44:	82fb      	strh	r3, [r7, #22]
 8010b46:	687a      	ldr	r2, [r7, #4]
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	781b      	ldrb	r3, [r3, #0]
 8010b4c:	009b      	lsls	r3, r3, #2
 8010b4e:	441a      	add	r2, r3
 8010b50:	8afb      	ldrh	r3, [r7, #22]
 8010b52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b62:	b29b      	uxth	r3, r3
 8010b64:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010b66:	687a      	ldr	r2, [r7, #4]
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	009b      	lsls	r3, r3, #2
 8010b6e:	4413      	add	r3, r2
 8010b70:	881b      	ldrh	r3, [r3, #0]
 8010b72:	b29b      	uxth	r3, r3
 8010b74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010b7c:	82bb      	strh	r3, [r7, #20]
 8010b7e:	687a      	ldr	r2, [r7, #4]
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	009b      	lsls	r3, r3, #2
 8010b86:	441a      	add	r2, r3
 8010b88:	8abb      	ldrh	r3, [r7, #20]
 8010b8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	8013      	strh	r3, [r2, #0]
 8010b9e:	e0a3      	b.n	8010ce8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010ba0:	687a      	ldr	r2, [r7, #4]
 8010ba2:	683b      	ldr	r3, [r7, #0]
 8010ba4:	781b      	ldrb	r3, [r3, #0]
 8010ba6:	009b      	lsls	r3, r3, #2
 8010ba8:	4413      	add	r3, r2
 8010baa:	881b      	ldrh	r3, [r3, #0]
 8010bac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8010bae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d01b      	beq.n	8010bf0 <USB_DeactivateEndpoint+0x2d4>
 8010bb8:	687a      	ldr	r2, [r7, #4]
 8010bba:	683b      	ldr	r3, [r7, #0]
 8010bbc:	781b      	ldrb	r3, [r3, #0]
 8010bbe:	009b      	lsls	r3, r3, #2
 8010bc0:	4413      	add	r3, r2
 8010bc2:	881b      	ldrh	r3, [r3, #0]
 8010bc4:	b29b      	uxth	r3, r3
 8010bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010bce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8010bd0:	687a      	ldr	r2, [r7, #4]
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	781b      	ldrb	r3, [r3, #0]
 8010bd6:	009b      	lsls	r3, r3, #2
 8010bd8:	441a      	add	r2, r3
 8010bda:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010bdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010be0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010be4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010bf0:	687a      	ldr	r2, [r7, #4]
 8010bf2:	683b      	ldr	r3, [r7, #0]
 8010bf4:	781b      	ldrb	r3, [r3, #0]
 8010bf6:	009b      	lsls	r3, r3, #2
 8010bf8:	4413      	add	r3, r2
 8010bfa:	881b      	ldrh	r3, [r3, #0]
 8010bfc:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010bfe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d01b      	beq.n	8010c40 <USB_DeactivateEndpoint+0x324>
 8010c08:	687a      	ldr	r2, [r7, #4]
 8010c0a:	683b      	ldr	r3, [r7, #0]
 8010c0c:	781b      	ldrb	r3, [r3, #0]
 8010c0e:	009b      	lsls	r3, r3, #2
 8010c10:	4413      	add	r3, r2
 8010c12:	881b      	ldrh	r3, [r3, #0]
 8010c14:	b29b      	uxth	r3, r3
 8010c16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c1e:	853b      	strh	r3, [r7, #40]	; 0x28
 8010c20:	687a      	ldr	r2, [r7, #4]
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	781b      	ldrb	r3, [r3, #0]
 8010c26:	009b      	lsls	r3, r3, #2
 8010c28:	441a      	add	r2, r3
 8010c2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010c2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010c30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010c34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010c38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010c3c:	b29b      	uxth	r3, r3
 8010c3e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8010c40:	687a      	ldr	r2, [r7, #4]
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	781b      	ldrb	r3, [r3, #0]
 8010c46:	009b      	lsls	r3, r3, #2
 8010c48:	4413      	add	r3, r2
 8010c4a:	881b      	ldrh	r3, [r3, #0]
 8010c4c:	b29b      	uxth	r3, r3
 8010c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c56:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010c58:	687a      	ldr	r2, [r7, #4]
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	781b      	ldrb	r3, [r3, #0]
 8010c5e:	009b      	lsls	r3, r3, #2
 8010c60:	441a      	add	r2, r3
 8010c62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010c64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010c68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010c6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010c74:	b29b      	uxth	r3, r3
 8010c76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010c78:	687a      	ldr	r2, [r7, #4]
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	781b      	ldrb	r3, [r3, #0]
 8010c7e:	009b      	lsls	r3, r3, #2
 8010c80:	4413      	add	r3, r2
 8010c82:	881b      	ldrh	r3, [r3, #0]
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010c8e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010c90:	687a      	ldr	r2, [r7, #4]
 8010c92:	683b      	ldr	r3, [r7, #0]
 8010c94:	781b      	ldrb	r3, [r3, #0]
 8010c96:	009b      	lsls	r3, r3, #2
 8010c98:	441a      	add	r2, r3
 8010c9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010ca0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010ca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010cac:	b29b      	uxth	r3, r3
 8010cae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010cb0:	687a      	ldr	r2, [r7, #4]
 8010cb2:	683b      	ldr	r3, [r7, #0]
 8010cb4:	781b      	ldrb	r3, [r3, #0]
 8010cb6:	009b      	lsls	r3, r3, #2
 8010cb8:	4413      	add	r3, r2
 8010cba:	881b      	ldrh	r3, [r3, #0]
 8010cbc:	b29b      	uxth	r3, r3
 8010cbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010cc6:	847b      	strh	r3, [r7, #34]	; 0x22
 8010cc8:	687a      	ldr	r2, [r7, #4]
 8010cca:	683b      	ldr	r3, [r7, #0]
 8010ccc:	781b      	ldrb	r3, [r3, #0]
 8010cce:	009b      	lsls	r3, r3, #2
 8010cd0:	441a      	add	r2, r3
 8010cd2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010cd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010cd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010cdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ce4:	b29b      	uxth	r3, r3
 8010ce6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8010ce8:	2300      	movs	r3, #0
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3734      	adds	r7, #52	; 0x34
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bc80      	pop	{r7}
 8010cf2:	4770      	bx	lr

08010cf4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b0c2      	sub	sp, #264	; 0x108
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cfe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010d02:	6018      	str	r0, [r3, #0]
 8010d04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d0c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010d0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	785b      	ldrb	r3, [r3, #1]
 8010d1a:	2b01      	cmp	r3, #1
 8010d1c:	f040 86b7 	bne.w	8011a8e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8010d20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	699a      	ldr	r2, [r3, #24]
 8010d2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	691b      	ldr	r3, [r3, #16]
 8010d38:	429a      	cmp	r2, r3
 8010d3a:	d908      	bls.n	8010d4e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8010d3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	691b      	ldr	r3, [r3, #16]
 8010d48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8010d4c:	e007      	b.n	8010d5e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8010d4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	699b      	ldr	r3, [r3, #24]
 8010d5a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8010d5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	7b1b      	ldrb	r3, [r3, #12]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d13a      	bne.n	8010de4 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8010d6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	6959      	ldr	r1, [r3, #20]
 8010d7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	88da      	ldrh	r2, [r3, #6]
 8010d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d8a:	b29b      	uxth	r3, r3
 8010d8c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010d90:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010d94:	6800      	ldr	r0, [r0, #0]
 8010d96:	f001 fc9c 	bl	80126d2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010d9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	613b      	str	r3, [r7, #16]
 8010da6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010daa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010db4:	b29b      	uxth	r3, r3
 8010db6:	461a      	mov	r2, r3
 8010db8:	693b      	ldr	r3, [r7, #16]
 8010dba:	4413      	add	r3, r2
 8010dbc:	613b      	str	r3, [r7, #16]
 8010dbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	011a      	lsls	r2, r3, #4
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	4413      	add	r3, r2
 8010dd0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8010dd4:	60fb      	str	r3, [r7, #12]
 8010dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010dda:	b29a      	uxth	r2, r3
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	801a      	strh	r2, [r3, #0]
 8010de0:	f000 be1f 	b.w	8011a22 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8010de4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010de8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	78db      	ldrb	r3, [r3, #3]
 8010df0:	2b02      	cmp	r3, #2
 8010df2:	f040 8462 	bne.w	80116ba <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8010df6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	6a1a      	ldr	r2, [r3, #32]
 8010e02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	691b      	ldr	r3, [r3, #16]
 8010e0e:	429a      	cmp	r2, r3
 8010e10:	f240 83df 	bls.w	80115d2 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010e14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e1c:	681a      	ldr	r2, [r3, #0]
 8010e1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	781b      	ldrb	r3, [r3, #0]
 8010e2a:	009b      	lsls	r3, r3, #2
 8010e2c:	4413      	add	r3, r2
 8010e2e:	881b      	ldrh	r3, [r3, #0]
 8010e30:	b29b      	uxth	r3, r3
 8010e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010e3a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8010e3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e46:	681a      	ldr	r2, [r3, #0]
 8010e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	781b      	ldrb	r3, [r3, #0]
 8010e54:	009b      	lsls	r3, r3, #2
 8010e56:	441a      	add	r2, r3
 8010e58:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010e5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010e60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010e64:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8010e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e6c:	b29b      	uxth	r3, r3
 8010e6e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8010e70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	6a1a      	ldr	r2, [r3, #32]
 8010e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e80:	1ad2      	subs	r2, r2, r3
 8010e82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010e8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e92:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e96:	681a      	ldr	r2, [r3, #0]
 8010e98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	781b      	ldrb	r3, [r3, #0]
 8010ea4:	009b      	lsls	r3, r3, #2
 8010ea6:	4413      	add	r3, r2
 8010ea8:	881b      	ldrh	r3, [r3, #0]
 8010eaa:	b29b      	uxth	r3, r3
 8010eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	f000 81c7 	beq.w	8011244 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010eb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010eba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	633b      	str	r3, [r7, #48]	; 0x30
 8010ec2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ec6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	785b      	ldrb	r3, [r3, #1]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d177      	bne.n	8010fc2 <USB_EPStartXfer+0x2ce>
 8010ed2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ed6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ede:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ee2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010eec:	b29b      	uxth	r3, r3
 8010eee:	461a      	mov	r2, r3
 8010ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ef2:	4413      	add	r3, r2
 8010ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ef6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010efa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	011a      	lsls	r2, r3, #4
 8010f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f06:	4413      	add	r3, r2
 8010f08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8010f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8010f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f10:	881b      	ldrh	r3, [r3, #0]
 8010f12:	b29b      	uxth	r3, r3
 8010f14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f18:	b29a      	uxth	r2, r3
 8010f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f1c:	801a      	strh	r2, [r3, #0]
 8010f1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f22:	2b3e      	cmp	r3, #62	; 0x3e
 8010f24:	d921      	bls.n	8010f6a <USB_EPStartXfer+0x276>
 8010f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f2a:	095b      	lsrs	r3, r3, #5
 8010f2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f34:	f003 031f 	and.w	r3, r3, #31
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d104      	bne.n	8010f46 <USB_EPStartXfer+0x252>
 8010f3c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010f40:	3b01      	subs	r3, #1
 8010f42:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f48:	881b      	ldrh	r3, [r3, #0]
 8010f4a:	b29a      	uxth	r2, r3
 8010f4c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010f50:	b29b      	uxth	r3, r3
 8010f52:	029b      	lsls	r3, r3, #10
 8010f54:	b29b      	uxth	r3, r3
 8010f56:	4313      	orrs	r3, r2
 8010f58:	b29b      	uxth	r3, r3
 8010f5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f62:	b29a      	uxth	r2, r3
 8010f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f66:	801a      	strh	r2, [r3, #0]
 8010f68:	e050      	b.n	801100c <USB_EPStartXfer+0x318>
 8010f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d10a      	bne.n	8010f88 <USB_EPStartXfer+0x294>
 8010f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f74:	881b      	ldrh	r3, [r3, #0]
 8010f76:	b29b      	uxth	r3, r3
 8010f78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f80:	b29a      	uxth	r2, r3
 8010f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f84:	801a      	strh	r2, [r3, #0]
 8010f86:	e041      	b.n	801100c <USB_EPStartXfer+0x318>
 8010f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f8c:	085b      	lsrs	r3, r3, #1
 8010f8e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f96:	f003 0301 	and.w	r3, r3, #1
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d004      	beq.n	8010fa8 <USB_EPStartXfer+0x2b4>
 8010f9e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010fa2:	3301      	adds	r3, #1
 8010fa4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010faa:	881b      	ldrh	r3, [r3, #0]
 8010fac:	b29a      	uxth	r2, r3
 8010fae:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010fb2:	b29b      	uxth	r3, r3
 8010fb4:	029b      	lsls	r3, r3, #10
 8010fb6:	b29b      	uxth	r3, r3
 8010fb8:	4313      	orrs	r3, r2
 8010fba:	b29a      	uxth	r2, r3
 8010fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fbe:	801a      	strh	r2, [r3, #0]
 8010fc0:	e024      	b.n	801100c <USB_EPStartXfer+0x318>
 8010fc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	785b      	ldrb	r3, [r3, #1]
 8010fce:	2b01      	cmp	r3, #1
 8010fd0:	d11c      	bne.n	801100c <USB_EPStartXfer+0x318>
 8010fd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fd6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010fe0:	b29b      	uxth	r3, r3
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe6:	4413      	add	r3, r2
 8010fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8010fea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	781b      	ldrb	r3, [r3, #0]
 8010ff6:	011a      	lsls	r2, r3, #4
 8010ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ffa:	4413      	add	r3, r2
 8010ffc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011000:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011002:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011006:	b29a      	uxth	r2, r3
 8011008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801100a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801100c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011010:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	895b      	ldrh	r3, [r3, #10]
 8011018:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801101c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011020:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	6959      	ldr	r1, [r3, #20]
 8011028:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801102c:	b29b      	uxth	r3, r3
 801102e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011032:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011036:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801103a:	6800      	ldr	r0, [r0, #0]
 801103c:	f001 fb49 	bl	80126d2 <USB_WritePMA>
            ep->xfer_buff += len;
 8011040:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011044:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	695a      	ldr	r2, [r3, #20]
 801104c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011050:	441a      	add	r2, r3
 8011052:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011056:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801105e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011062:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	6a1a      	ldr	r2, [r3, #32]
 801106a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801106e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	691b      	ldr	r3, [r3, #16]
 8011076:	429a      	cmp	r2, r3
 8011078:	d90f      	bls.n	801109a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 801107a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801107e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	6a1a      	ldr	r2, [r3, #32]
 8011086:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801108a:	1ad2      	subs	r2, r2, r3
 801108c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011090:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	621a      	str	r2, [r3, #32]
 8011098:	e00e      	b.n	80110b8 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 801109a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801109e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	6a1b      	ldr	r3, [r3, #32]
 80110a6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80110aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	2200      	movs	r2, #0
 80110b6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80110b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	785b      	ldrb	r3, [r3, #1]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d177      	bne.n	80111b8 <USB_EPStartXfer+0x4c4>
 80110c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	61bb      	str	r3, [r7, #24]
 80110d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80110e2:	b29b      	uxth	r3, r3
 80110e4:	461a      	mov	r2, r3
 80110e6:	69bb      	ldr	r3, [r7, #24]
 80110e8:	4413      	add	r3, r2
 80110ea:	61bb      	str	r3, [r7, #24]
 80110ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	781b      	ldrb	r3, [r3, #0]
 80110f8:	011a      	lsls	r2, r3, #4
 80110fa:	69bb      	ldr	r3, [r7, #24]
 80110fc:	4413      	add	r3, r2
 80110fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011102:	617b      	str	r3, [r7, #20]
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	881b      	ldrh	r3, [r3, #0]
 8011108:	b29b      	uxth	r3, r3
 801110a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801110e:	b29a      	uxth	r2, r3
 8011110:	697b      	ldr	r3, [r7, #20]
 8011112:	801a      	strh	r2, [r3, #0]
 8011114:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011118:	2b3e      	cmp	r3, #62	; 0x3e
 801111a:	d921      	bls.n	8011160 <USB_EPStartXfer+0x46c>
 801111c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011120:	095b      	lsrs	r3, r3, #5
 8011122:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011126:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801112a:	f003 031f 	and.w	r3, r3, #31
 801112e:	2b00      	cmp	r3, #0
 8011130:	d104      	bne.n	801113c <USB_EPStartXfer+0x448>
 8011132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011136:	3b01      	subs	r3, #1
 8011138:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801113c:	697b      	ldr	r3, [r7, #20]
 801113e:	881b      	ldrh	r3, [r3, #0]
 8011140:	b29a      	uxth	r2, r3
 8011142:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011146:	b29b      	uxth	r3, r3
 8011148:	029b      	lsls	r3, r3, #10
 801114a:	b29b      	uxth	r3, r3
 801114c:	4313      	orrs	r3, r2
 801114e:	b29b      	uxth	r3, r3
 8011150:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011158:	b29a      	uxth	r2, r3
 801115a:	697b      	ldr	r3, [r7, #20]
 801115c:	801a      	strh	r2, [r3, #0]
 801115e:	e056      	b.n	801120e <USB_EPStartXfer+0x51a>
 8011160:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011164:	2b00      	cmp	r3, #0
 8011166:	d10a      	bne.n	801117e <USB_EPStartXfer+0x48a>
 8011168:	697b      	ldr	r3, [r7, #20]
 801116a:	881b      	ldrh	r3, [r3, #0]
 801116c:	b29b      	uxth	r3, r3
 801116e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011176:	b29a      	uxth	r2, r3
 8011178:	697b      	ldr	r3, [r7, #20]
 801117a:	801a      	strh	r2, [r3, #0]
 801117c:	e047      	b.n	801120e <USB_EPStartXfer+0x51a>
 801117e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011182:	085b      	lsrs	r3, r3, #1
 8011184:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801118c:	f003 0301 	and.w	r3, r3, #1
 8011190:	2b00      	cmp	r3, #0
 8011192:	d004      	beq.n	801119e <USB_EPStartXfer+0x4aa>
 8011194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011198:	3301      	adds	r3, #1
 801119a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	881b      	ldrh	r3, [r3, #0]
 80111a2:	b29a      	uxth	r2, r3
 80111a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80111a8:	b29b      	uxth	r3, r3
 80111aa:	029b      	lsls	r3, r3, #10
 80111ac:	b29b      	uxth	r3, r3
 80111ae:	4313      	orrs	r3, r2
 80111b0:	b29a      	uxth	r2, r3
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	801a      	strh	r2, [r3, #0]
 80111b6:	e02a      	b.n	801120e <USB_EPStartXfer+0x51a>
 80111b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	785b      	ldrb	r3, [r3, #1]
 80111c4:	2b01      	cmp	r3, #1
 80111c6:	d122      	bne.n	801120e <USB_EPStartXfer+0x51a>
 80111c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	623b      	str	r3, [r7, #32]
 80111d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80111e2:	b29b      	uxth	r3, r3
 80111e4:	461a      	mov	r2, r3
 80111e6:	6a3b      	ldr	r3, [r7, #32]
 80111e8:	4413      	add	r3, r2
 80111ea:	623b      	str	r3, [r7, #32]
 80111ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	781b      	ldrb	r3, [r3, #0]
 80111f8:	011a      	lsls	r2, r3, #4
 80111fa:	6a3b      	ldr	r3, [r7, #32]
 80111fc:	4413      	add	r3, r2
 80111fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011202:	61fb      	str	r3, [r7, #28]
 8011204:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011208:	b29a      	uxth	r2, r3
 801120a:	69fb      	ldr	r3, [r7, #28]
 801120c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801120e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011212:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	891b      	ldrh	r3, [r3, #8]
 801121a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801121e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011222:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	6959      	ldr	r1, [r3, #20]
 801122a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801122e:	b29b      	uxth	r3, r3
 8011230:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011234:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011238:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801123c:	6800      	ldr	r0, [r0, #0]
 801123e:	f001 fa48 	bl	80126d2 <USB_WritePMA>
 8011242:	e3ee      	b.n	8011a22 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011244:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011248:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	785b      	ldrb	r3, [r3, #1]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d177      	bne.n	8011344 <USB_EPStartXfer+0x650>
 8011254:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011258:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	64bb      	str	r3, [r7, #72]	; 0x48
 8011260:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011264:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801126e:	b29b      	uxth	r3, r3
 8011270:	461a      	mov	r2, r3
 8011272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011274:	4413      	add	r3, r2
 8011276:	64bb      	str	r3, [r7, #72]	; 0x48
 8011278:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801127c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	781b      	ldrb	r3, [r3, #0]
 8011284:	011a      	lsls	r2, r3, #4
 8011286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011288:	4413      	add	r3, r2
 801128a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801128e:	647b      	str	r3, [r7, #68]	; 0x44
 8011290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011292:	881b      	ldrh	r3, [r3, #0]
 8011294:	b29b      	uxth	r3, r3
 8011296:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801129a:	b29a      	uxth	r2, r3
 801129c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801129e:	801a      	strh	r2, [r3, #0]
 80112a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112a4:	2b3e      	cmp	r3, #62	; 0x3e
 80112a6:	d921      	bls.n	80112ec <USB_EPStartXfer+0x5f8>
 80112a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112ac:	095b      	lsrs	r3, r3, #5
 80112ae:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80112b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112b6:	f003 031f 	and.w	r3, r3, #31
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d104      	bne.n	80112c8 <USB_EPStartXfer+0x5d4>
 80112be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80112c2:	3b01      	subs	r3, #1
 80112c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80112c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112ca:	881b      	ldrh	r3, [r3, #0]
 80112cc:	b29a      	uxth	r2, r3
 80112ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80112d2:	b29b      	uxth	r3, r3
 80112d4:	029b      	lsls	r3, r3, #10
 80112d6:	b29b      	uxth	r3, r3
 80112d8:	4313      	orrs	r3, r2
 80112da:	b29b      	uxth	r3, r3
 80112dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80112e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80112e4:	b29a      	uxth	r2, r3
 80112e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112e8:	801a      	strh	r2, [r3, #0]
 80112ea:	e056      	b.n	801139a <USB_EPStartXfer+0x6a6>
 80112ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d10a      	bne.n	801130a <USB_EPStartXfer+0x616>
 80112f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80112f6:	881b      	ldrh	r3, [r3, #0]
 80112f8:	b29b      	uxth	r3, r3
 80112fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80112fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011302:	b29a      	uxth	r2, r3
 8011304:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011306:	801a      	strh	r2, [r3, #0]
 8011308:	e047      	b.n	801139a <USB_EPStartXfer+0x6a6>
 801130a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801130e:	085b      	lsrs	r3, r3, #1
 8011310:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8011314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011318:	f003 0301 	and.w	r3, r3, #1
 801131c:	2b00      	cmp	r3, #0
 801131e:	d004      	beq.n	801132a <USB_EPStartXfer+0x636>
 8011320:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8011324:	3301      	adds	r3, #1
 8011326:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801132a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801132c:	881b      	ldrh	r3, [r3, #0]
 801132e:	b29a      	uxth	r2, r3
 8011330:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8011334:	b29b      	uxth	r3, r3
 8011336:	029b      	lsls	r3, r3, #10
 8011338:	b29b      	uxth	r3, r3
 801133a:	4313      	orrs	r3, r2
 801133c:	b29a      	uxth	r2, r3
 801133e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011340:	801a      	strh	r2, [r3, #0]
 8011342:	e02a      	b.n	801139a <USB_EPStartXfer+0x6a6>
 8011344:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011348:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	785b      	ldrb	r3, [r3, #1]
 8011350:	2b01      	cmp	r3, #1
 8011352:	d122      	bne.n	801139a <USB_EPStartXfer+0x6a6>
 8011354:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011358:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	653b      	str	r3, [r7, #80]	; 0x50
 8011360:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011364:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801136e:	b29b      	uxth	r3, r3
 8011370:	461a      	mov	r2, r3
 8011372:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011374:	4413      	add	r3, r2
 8011376:	653b      	str	r3, [r7, #80]	; 0x50
 8011378:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801137c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	011a      	lsls	r2, r3, #4
 8011386:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011388:	4413      	add	r3, r2
 801138a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801138e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011390:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011394:	b29a      	uxth	r2, r3
 8011396:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011398:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801139a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801139e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	891b      	ldrh	r3, [r3, #8]
 80113a6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80113aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	6959      	ldr	r1, [r3, #20]
 80113b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80113c0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80113c4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80113c8:	6800      	ldr	r0, [r0, #0]
 80113ca:	f001 f982 	bl	80126d2 <USB_WritePMA>
            ep->xfer_buff += len;
 80113ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	695a      	ldr	r2, [r3, #20]
 80113da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113de:	441a      	add	r2, r3
 80113e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80113ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	6a1a      	ldr	r2, [r3, #32]
 80113f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	691b      	ldr	r3, [r3, #16]
 8011404:	429a      	cmp	r2, r3
 8011406:	d90f      	bls.n	8011428 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8011408:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801140c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	6a1a      	ldr	r2, [r3, #32]
 8011414:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011418:	1ad2      	subs	r2, r2, r3
 801141a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801141e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	621a      	str	r2, [r3, #32]
 8011426:	e00e      	b.n	8011446 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8011428:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801142c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	6a1b      	ldr	r3, [r3, #32]
 8011434:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8011438:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801143c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	2200      	movs	r2, #0
 8011444:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801144a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	643b      	str	r3, [r7, #64]	; 0x40
 8011452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011456:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	785b      	ldrb	r3, [r3, #1]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d177      	bne.n	8011552 <USB_EPStartXfer+0x85e>
 8011462:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011466:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	63bb      	str	r3, [r7, #56]	; 0x38
 801146e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011472:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801147c:	b29b      	uxth	r3, r3
 801147e:	461a      	mov	r2, r3
 8011480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011482:	4413      	add	r3, r2
 8011484:	63bb      	str	r3, [r7, #56]	; 0x38
 8011486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801148a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	781b      	ldrb	r3, [r3, #0]
 8011492:	011a      	lsls	r2, r3, #4
 8011494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011496:	4413      	add	r3, r2
 8011498:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801149c:	637b      	str	r3, [r7, #52]	; 0x34
 801149e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114a0:	881b      	ldrh	r3, [r3, #0]
 80114a2:	b29b      	uxth	r3, r3
 80114a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80114a8:	b29a      	uxth	r2, r3
 80114aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114ac:	801a      	strh	r2, [r3, #0]
 80114ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80114b2:	2b3e      	cmp	r3, #62	; 0x3e
 80114b4:	d921      	bls.n	80114fa <USB_EPStartXfer+0x806>
 80114b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80114ba:	095b      	lsrs	r3, r3, #5
 80114bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80114c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80114c4:	f003 031f 	and.w	r3, r3, #31
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d104      	bne.n	80114d6 <USB_EPStartXfer+0x7e2>
 80114cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80114d0:	3b01      	subs	r3, #1
 80114d2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80114d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114d8:	881b      	ldrh	r3, [r3, #0]
 80114da:	b29a      	uxth	r2, r3
 80114dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80114e0:	b29b      	uxth	r3, r3
 80114e2:	029b      	lsls	r3, r3, #10
 80114e4:	b29b      	uxth	r3, r3
 80114e6:	4313      	orrs	r3, r2
 80114e8:	b29b      	uxth	r3, r3
 80114ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80114ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80114f2:	b29a      	uxth	r2, r3
 80114f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114f6:	801a      	strh	r2, [r3, #0]
 80114f8:	e050      	b.n	801159c <USB_EPStartXfer+0x8a8>
 80114fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d10a      	bne.n	8011518 <USB_EPStartXfer+0x824>
 8011502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011504:	881b      	ldrh	r3, [r3, #0]
 8011506:	b29b      	uxth	r3, r3
 8011508:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801150c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011510:	b29a      	uxth	r2, r3
 8011512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011514:	801a      	strh	r2, [r3, #0]
 8011516:	e041      	b.n	801159c <USB_EPStartXfer+0x8a8>
 8011518:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801151c:	085b      	lsrs	r3, r3, #1
 801151e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8011522:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011526:	f003 0301 	and.w	r3, r3, #1
 801152a:	2b00      	cmp	r3, #0
 801152c:	d004      	beq.n	8011538 <USB_EPStartXfer+0x844>
 801152e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011532:	3301      	adds	r3, #1
 8011534:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8011538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801153a:	881b      	ldrh	r3, [r3, #0]
 801153c:	b29a      	uxth	r2, r3
 801153e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011542:	b29b      	uxth	r3, r3
 8011544:	029b      	lsls	r3, r3, #10
 8011546:	b29b      	uxth	r3, r3
 8011548:	4313      	orrs	r3, r2
 801154a:	b29a      	uxth	r2, r3
 801154c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801154e:	801a      	strh	r2, [r3, #0]
 8011550:	e024      	b.n	801159c <USB_EPStartXfer+0x8a8>
 8011552:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011556:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	785b      	ldrb	r3, [r3, #1]
 801155e:	2b01      	cmp	r3, #1
 8011560:	d11c      	bne.n	801159c <USB_EPStartXfer+0x8a8>
 8011562:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011566:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011570:	b29b      	uxth	r3, r3
 8011572:	461a      	mov	r2, r3
 8011574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011576:	4413      	add	r3, r2
 8011578:	643b      	str	r3, [r7, #64]	; 0x40
 801157a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801157e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	781b      	ldrb	r3, [r3, #0]
 8011586:	011a      	lsls	r2, r3, #4
 8011588:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801158a:	4413      	add	r3, r2
 801158c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011590:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011592:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011596:	b29a      	uxth	r2, r3
 8011598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801159a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801159c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	895b      	ldrh	r3, [r3, #10]
 80115a8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80115ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	6959      	ldr	r1, [r3, #20]
 80115b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80115bc:	b29b      	uxth	r3, r3
 80115be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80115c2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80115c6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80115ca:	6800      	ldr	r0, [r0, #0]
 80115cc:	f001 f881 	bl	80126d2 <USB_WritePMA>
 80115d0:	e227      	b.n	8011a22 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80115d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	6a1b      	ldr	r3, [r3, #32]
 80115de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80115e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	781b      	ldrb	r3, [r3, #0]
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	4413      	add	r3, r2
 80115fc:	881b      	ldrh	r3, [r3, #0]
 80115fe:	b29b      	uxth	r3, r3
 8011600:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8011604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011608:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801160c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011610:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011614:	681a      	ldr	r2, [r3, #0]
 8011616:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801161a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	441a      	add	r2, r3
 8011626:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 801162a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801162e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011636:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801163a:	b29b      	uxth	r3, r3
 801163c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801163e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011642:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	65fb      	str	r3, [r7, #92]	; 0x5c
 801164a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801164e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011658:	b29b      	uxth	r3, r3
 801165a:	461a      	mov	r2, r3
 801165c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801165e:	4413      	add	r3, r2
 8011660:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011662:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011666:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	781b      	ldrb	r3, [r3, #0]
 801166e:	011a      	lsls	r2, r3, #4
 8011670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011672:	4413      	add	r3, r2
 8011674:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011678:	65bb      	str	r3, [r7, #88]	; 0x58
 801167a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801167e:	b29a      	uxth	r2, r3
 8011680:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011682:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011688:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	891b      	ldrh	r3, [r3, #8]
 8011690:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011698:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	6959      	ldr	r1, [r3, #20]
 80116a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80116a4:	b29b      	uxth	r3, r3
 80116a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80116aa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80116ae:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80116b2:	6800      	ldr	r0, [r0, #0]
 80116b4:	f001 f80d 	bl	80126d2 <USB_WritePMA>
 80116b8:	e1b3      	b.n	8011a22 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80116ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	6a1a      	ldr	r2, [r3, #32]
 80116c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80116ca:	1ad2      	subs	r2, r2, r3
 80116cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80116d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80116e0:	681a      	ldr	r2, [r3, #0]
 80116e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	781b      	ldrb	r3, [r3, #0]
 80116ee:	009b      	lsls	r3, r3, #2
 80116f0:	4413      	add	r3, r2
 80116f2:	881b      	ldrh	r3, [r3, #0]
 80116f4:	b29b      	uxth	r3, r3
 80116f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	f000 80c6 	beq.w	801188c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011704:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	673b      	str	r3, [r7, #112]	; 0x70
 801170c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011710:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	785b      	ldrb	r3, [r3, #1]
 8011718:	2b00      	cmp	r3, #0
 801171a:	d177      	bne.n	801180c <USB_EPStartXfer+0xb18>
 801171c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011720:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	66bb      	str	r3, [r7, #104]	; 0x68
 8011728:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801172c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011736:	b29b      	uxth	r3, r3
 8011738:	461a      	mov	r2, r3
 801173a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801173c:	4413      	add	r3, r2
 801173e:	66bb      	str	r3, [r7, #104]	; 0x68
 8011740:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011744:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	781b      	ldrb	r3, [r3, #0]
 801174c:	011a      	lsls	r2, r3, #4
 801174e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011750:	4413      	add	r3, r2
 8011752:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011756:	667b      	str	r3, [r7, #100]	; 0x64
 8011758:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801175a:	881b      	ldrh	r3, [r3, #0]
 801175c:	b29b      	uxth	r3, r3
 801175e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011762:	b29a      	uxth	r2, r3
 8011764:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011766:	801a      	strh	r2, [r3, #0]
 8011768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801176c:	2b3e      	cmp	r3, #62	; 0x3e
 801176e:	d921      	bls.n	80117b4 <USB_EPStartXfer+0xac0>
 8011770:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011774:	095b      	lsrs	r3, r3, #5
 8011776:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801177a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801177e:	f003 031f 	and.w	r3, r3, #31
 8011782:	2b00      	cmp	r3, #0
 8011784:	d104      	bne.n	8011790 <USB_EPStartXfer+0xa9c>
 8011786:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801178a:	3b01      	subs	r3, #1
 801178c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8011790:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011792:	881b      	ldrh	r3, [r3, #0]
 8011794:	b29a      	uxth	r2, r3
 8011796:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801179a:	b29b      	uxth	r3, r3
 801179c:	029b      	lsls	r3, r3, #10
 801179e:	b29b      	uxth	r3, r3
 80117a0:	4313      	orrs	r3, r2
 80117a2:	b29b      	uxth	r3, r3
 80117a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117ac:	b29a      	uxth	r2, r3
 80117ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80117b0:	801a      	strh	r2, [r3, #0]
 80117b2:	e050      	b.n	8011856 <USB_EPStartXfer+0xb62>
 80117b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d10a      	bne.n	80117d2 <USB_EPStartXfer+0xade>
 80117bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80117be:	881b      	ldrh	r3, [r3, #0]
 80117c0:	b29b      	uxth	r3, r3
 80117c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117ca:	b29a      	uxth	r2, r3
 80117cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80117ce:	801a      	strh	r2, [r3, #0]
 80117d0:	e041      	b.n	8011856 <USB_EPStartXfer+0xb62>
 80117d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80117d6:	085b      	lsrs	r3, r3, #1
 80117d8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80117dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80117e0:	f003 0301 	and.w	r3, r3, #1
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d004      	beq.n	80117f2 <USB_EPStartXfer+0xafe>
 80117e8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80117ec:	3301      	adds	r3, #1
 80117ee:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80117f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80117f4:	881b      	ldrh	r3, [r3, #0]
 80117f6:	b29a      	uxth	r2, r3
 80117f8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80117fc:	b29b      	uxth	r3, r3
 80117fe:	029b      	lsls	r3, r3, #10
 8011800:	b29b      	uxth	r3, r3
 8011802:	4313      	orrs	r3, r2
 8011804:	b29a      	uxth	r2, r3
 8011806:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011808:	801a      	strh	r2, [r3, #0]
 801180a:	e024      	b.n	8011856 <USB_EPStartXfer+0xb62>
 801180c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011810:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	785b      	ldrb	r3, [r3, #1]
 8011818:	2b01      	cmp	r3, #1
 801181a:	d11c      	bne.n	8011856 <USB_EPStartXfer+0xb62>
 801181c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011820:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801182a:	b29b      	uxth	r3, r3
 801182c:	461a      	mov	r2, r3
 801182e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011830:	4413      	add	r3, r2
 8011832:	673b      	str	r3, [r7, #112]	; 0x70
 8011834:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011838:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	011a      	lsls	r2, r3, #4
 8011842:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011844:	4413      	add	r3, r2
 8011846:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801184a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801184c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011850:	b29a      	uxth	r2, r3
 8011852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011854:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8011856:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801185a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	895b      	ldrh	r3, [r3, #10]
 8011862:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011866:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801186a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	6959      	ldr	r1, [r3, #20]
 8011872:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011876:	b29b      	uxth	r3, r3
 8011878:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801187c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011880:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011884:	6800      	ldr	r0, [r0, #0]
 8011886:	f000 ff24 	bl	80126d2 <USB_WritePMA>
 801188a:	e0ca      	b.n	8011a22 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801188c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011890:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	785b      	ldrb	r3, [r3, #1]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d177      	bne.n	801198c <USB_EPStartXfer+0xc98>
 801189c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80118a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80118b6:	b29b      	uxth	r3, r3
 80118b8:	461a      	mov	r2, r3
 80118ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80118bc:	4413      	add	r3, r2
 80118be:	67fb      	str	r3, [r7, #124]	; 0x7c
 80118c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	781b      	ldrb	r3, [r3, #0]
 80118cc:	011a      	lsls	r2, r3, #4
 80118ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80118d0:	4413      	add	r3, r2
 80118d2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80118d6:	67bb      	str	r3, [r7, #120]	; 0x78
 80118d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80118da:	881b      	ldrh	r3, [r3, #0]
 80118dc:	b29b      	uxth	r3, r3
 80118de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80118e2:	b29a      	uxth	r2, r3
 80118e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80118e6:	801a      	strh	r2, [r3, #0]
 80118e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80118ec:	2b3e      	cmp	r3, #62	; 0x3e
 80118ee:	d921      	bls.n	8011934 <USB_EPStartXfer+0xc40>
 80118f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80118f4:	095b      	lsrs	r3, r3, #5
 80118f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80118fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80118fe:	f003 031f 	and.w	r3, r3, #31
 8011902:	2b00      	cmp	r3, #0
 8011904:	d104      	bne.n	8011910 <USB_EPStartXfer+0xc1c>
 8011906:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801190a:	3b01      	subs	r3, #1
 801190c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011910:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011912:	881b      	ldrh	r3, [r3, #0]
 8011914:	b29a      	uxth	r2, r3
 8011916:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801191a:	b29b      	uxth	r3, r3
 801191c:	029b      	lsls	r3, r3, #10
 801191e:	b29b      	uxth	r3, r3
 8011920:	4313      	orrs	r3, r2
 8011922:	b29b      	uxth	r3, r3
 8011924:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011928:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801192c:	b29a      	uxth	r2, r3
 801192e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011930:	801a      	strh	r2, [r3, #0]
 8011932:	e05c      	b.n	80119ee <USB_EPStartXfer+0xcfa>
 8011934:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011938:	2b00      	cmp	r3, #0
 801193a:	d10a      	bne.n	8011952 <USB_EPStartXfer+0xc5e>
 801193c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801193e:	881b      	ldrh	r3, [r3, #0]
 8011940:	b29b      	uxth	r3, r3
 8011942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801194a:	b29a      	uxth	r2, r3
 801194c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801194e:	801a      	strh	r2, [r3, #0]
 8011950:	e04d      	b.n	80119ee <USB_EPStartXfer+0xcfa>
 8011952:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011956:	085b      	lsrs	r3, r3, #1
 8011958:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801195c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011960:	f003 0301 	and.w	r3, r3, #1
 8011964:	2b00      	cmp	r3, #0
 8011966:	d004      	beq.n	8011972 <USB_EPStartXfer+0xc7e>
 8011968:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801196c:	3301      	adds	r3, #1
 801196e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011972:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011974:	881b      	ldrh	r3, [r3, #0]
 8011976:	b29a      	uxth	r2, r3
 8011978:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 801197c:	b29b      	uxth	r3, r3
 801197e:	029b      	lsls	r3, r3, #10
 8011980:	b29b      	uxth	r3, r3
 8011982:	4313      	orrs	r3, r2
 8011984:	b29a      	uxth	r2, r3
 8011986:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011988:	801a      	strh	r2, [r3, #0]
 801198a:	e030      	b.n	80119ee <USB_EPStartXfer+0xcfa>
 801198c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011990:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	785b      	ldrb	r3, [r3, #1]
 8011998:	2b01      	cmp	r3, #1
 801199a:	d128      	bne.n	80119ee <USB_EPStartXfer+0xcfa>
 801199c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80119aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80119b8:	b29b      	uxth	r3, r3
 80119ba:	461a      	mov	r2, r3
 80119bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80119c0:	4413      	add	r3, r2
 80119c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80119c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	781b      	ldrb	r3, [r3, #0]
 80119d2:	011a      	lsls	r2, r3, #4
 80119d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80119d8:	4413      	add	r3, r2
 80119da:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80119de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80119e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119e6:	b29a      	uxth	r2, r3
 80119e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80119ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80119ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	891b      	ldrh	r3, [r3, #8]
 80119fa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80119fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	6959      	ldr	r1, [r3, #20]
 8011a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011a14:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011a18:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011a1c:	6800      	ldr	r0, [r0, #0]
 8011a1e:	f000 fe58 	bl	80126d2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011a22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a2a:	681a      	ldr	r2, [r3, #0]
 8011a2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	781b      	ldrb	r3, [r3, #0]
 8011a38:	009b      	lsls	r3, r3, #2
 8011a3a:	4413      	add	r3, r2
 8011a3c:	881b      	ldrh	r3, [r3, #0]
 8011a3e:	b29b      	uxth	r3, r3
 8011a40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011a48:	817b      	strh	r3, [r7, #10]
 8011a4a:	897b      	ldrh	r3, [r7, #10]
 8011a4c:	f083 0310 	eor.w	r3, r3, #16
 8011a50:	817b      	strh	r3, [r7, #10]
 8011a52:	897b      	ldrh	r3, [r7, #10]
 8011a54:	f083 0320 	eor.w	r3, r3, #32
 8011a58:	817b      	strh	r3, [r7, #10]
 8011a5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a62:	681a      	ldr	r2, [r3, #0]
 8011a64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	781b      	ldrb	r3, [r3, #0]
 8011a70:	009b      	lsls	r3, r3, #2
 8011a72:	441a      	add	r2, r3
 8011a74:	897b      	ldrh	r3, [r7, #10]
 8011a76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011a7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a86:	b29b      	uxth	r3, r3
 8011a88:	8013      	strh	r3, [r2, #0]
 8011a8a:	f000 bcde 	b.w	801244a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8011a8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	7b1b      	ldrb	r3, [r3, #12]
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	f040 80bb 	bne.w	8011c16 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8011aa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011aa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	699a      	ldr	r2, [r3, #24]
 8011aac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ab0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	691b      	ldr	r3, [r3, #16]
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	d917      	bls.n	8011aec <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8011abc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ac0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	691b      	ldr	r3, [r3, #16]
 8011ac8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8011acc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ad0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	699a      	ldr	r2, [r3, #24]
 8011ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011adc:	1ad2      	subs	r2, r2, r3
 8011ade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ae2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	619a      	str	r2, [r3, #24]
 8011aea:	e00e      	b.n	8011b0a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8011aec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011af0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	699b      	ldr	r3, [r3, #24]
 8011af8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8011afc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	2200      	movs	r2, #0
 8011b08:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8011b0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011b18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	461a      	mov	r2, r3
 8011b2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011b2e:	4413      	add	r3, r2
 8011b30:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011b34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	781b      	ldrb	r3, [r3, #0]
 8011b40:	011a      	lsls	r2, r3, #4
 8011b42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011b46:	4413      	add	r3, r2
 8011b48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011b4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8011b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011b54:	881b      	ldrh	r3, [r3, #0]
 8011b56:	b29b      	uxth	r3, r3
 8011b58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b5c:	b29a      	uxth	r2, r3
 8011b5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011b62:	801a      	strh	r2, [r3, #0]
 8011b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b68:	2b3e      	cmp	r3, #62	; 0x3e
 8011b6a:	d924      	bls.n	8011bb6 <USB_EPStartXfer+0xec2>
 8011b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b70:	095b      	lsrs	r3, r3, #5
 8011b72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011b7a:	f003 031f 	and.w	r3, r3, #31
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d104      	bne.n	8011b8c <USB_EPStartXfer+0xe98>
 8011b82:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011b86:	3b01      	subs	r3, #1
 8011b88:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011b8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011b90:	881b      	ldrh	r3, [r3, #0]
 8011b92:	b29a      	uxth	r2, r3
 8011b94:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011b98:	b29b      	uxth	r3, r3
 8011b9a:	029b      	lsls	r3, r3, #10
 8011b9c:	b29b      	uxth	r3, r3
 8011b9e:	4313      	orrs	r3, r2
 8011ba0:	b29b      	uxth	r3, r3
 8011ba2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ba6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011baa:	b29a      	uxth	r2, r3
 8011bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011bb0:	801a      	strh	r2, [r3, #0]
 8011bb2:	f000 bc10 	b.w	80123d6 <USB_EPStartXfer+0x16e2>
 8011bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d10c      	bne.n	8011bd8 <USB_EPStartXfer+0xee4>
 8011bbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011bc2:	881b      	ldrh	r3, [r3, #0]
 8011bc4:	b29b      	uxth	r3, r3
 8011bc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bce:	b29a      	uxth	r2, r3
 8011bd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011bd4:	801a      	strh	r2, [r3, #0]
 8011bd6:	e3fe      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
 8011bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011bdc:	085b      	lsrs	r3, r3, #1
 8011bde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011be6:	f003 0301 	and.w	r3, r3, #1
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d004      	beq.n	8011bf8 <USB_EPStartXfer+0xf04>
 8011bee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011bf2:	3301      	adds	r3, #1
 8011bf4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011bf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011bfc:	881b      	ldrh	r3, [r3, #0]
 8011bfe:	b29a      	uxth	r2, r3
 8011c00:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011c04:	b29b      	uxth	r3, r3
 8011c06:	029b      	lsls	r3, r3, #10
 8011c08:	b29b      	uxth	r3, r3
 8011c0a:	4313      	orrs	r3, r2
 8011c0c:	b29a      	uxth	r2, r3
 8011c0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011c12:	801a      	strh	r2, [r3, #0]
 8011c14:	e3df      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011c16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	78db      	ldrb	r3, [r3, #3]
 8011c22:	2b02      	cmp	r3, #2
 8011c24:	f040 8218 	bne.w	8012058 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8011c28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	785b      	ldrb	r3, [r3, #1]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	f040 809d 	bne.w	8011d74 <USB_EPStartXfer+0x1080>
 8011c3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8011c48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011c56:	b29b      	uxth	r3, r3
 8011c58:	461a      	mov	r2, r3
 8011c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011c5e:	4413      	add	r3, r2
 8011c60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8011c64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	781b      	ldrb	r3, [r3, #0]
 8011c70:	011a      	lsls	r2, r3, #4
 8011c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011c76:	4413      	add	r3, r2
 8011c78:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011c7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8011c80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011c84:	881b      	ldrh	r3, [r3, #0]
 8011c86:	b29b      	uxth	r3, r3
 8011c88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011c8c:	b29a      	uxth	r2, r3
 8011c8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011c92:	801a      	strh	r2, [r3, #0]
 8011c94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	691b      	ldr	r3, [r3, #16]
 8011ca0:	2b3e      	cmp	r3, #62	; 0x3e
 8011ca2:	d92b      	bls.n	8011cfc <USB_EPStartXfer+0x1008>
 8011ca4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ca8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	691b      	ldr	r3, [r3, #16]
 8011cb0:	095b      	lsrs	r3, r3, #5
 8011cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011cb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	691b      	ldr	r3, [r3, #16]
 8011cc2:	f003 031f 	and.w	r3, r3, #31
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d104      	bne.n	8011cd4 <USB_EPStartXfer+0xfe0>
 8011cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011cce:	3b01      	subs	r3, #1
 8011cd0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011cd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011cd8:	881b      	ldrh	r3, [r3, #0]
 8011cda:	b29a      	uxth	r2, r3
 8011cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	029b      	lsls	r3, r3, #10
 8011ce4:	b29b      	uxth	r3, r3
 8011ce6:	4313      	orrs	r3, r2
 8011ce8:	b29b      	uxth	r3, r3
 8011cea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011cee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011cf2:	b29a      	uxth	r2, r3
 8011cf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011cf8:	801a      	strh	r2, [r3, #0]
 8011cfa:	e070      	b.n	8011dde <USB_EPStartXfer+0x10ea>
 8011cfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	691b      	ldr	r3, [r3, #16]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d10c      	bne.n	8011d26 <USB_EPStartXfer+0x1032>
 8011d0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011d10:	881b      	ldrh	r3, [r3, #0]
 8011d12:	b29b      	uxth	r3, r3
 8011d14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d1c:	b29a      	uxth	r2, r3
 8011d1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011d22:	801a      	strh	r2, [r3, #0]
 8011d24:	e05b      	b.n	8011dde <USB_EPStartXfer+0x10ea>
 8011d26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	691b      	ldr	r3, [r3, #16]
 8011d32:	085b      	lsrs	r3, r3, #1
 8011d34:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011d38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	691b      	ldr	r3, [r3, #16]
 8011d44:	f003 0301 	and.w	r3, r3, #1
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d004      	beq.n	8011d56 <USB_EPStartXfer+0x1062>
 8011d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011d50:	3301      	adds	r3, #1
 8011d52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011d56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011d5a:	881b      	ldrh	r3, [r3, #0]
 8011d5c:	b29a      	uxth	r2, r3
 8011d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011d62:	b29b      	uxth	r3, r3
 8011d64:	029b      	lsls	r3, r3, #10
 8011d66:	b29b      	uxth	r3, r3
 8011d68:	4313      	orrs	r3, r2
 8011d6a:	b29a      	uxth	r2, r3
 8011d6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011d70:	801a      	strh	r2, [r3, #0]
 8011d72:	e034      	b.n	8011dde <USB_EPStartXfer+0x10ea>
 8011d74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	785b      	ldrb	r3, [r3, #1]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d12c      	bne.n	8011dde <USB_EPStartXfer+0x10ea>
 8011d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d88:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011d92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011da0:	b29b      	uxth	r3, r3
 8011da2:	461a      	mov	r2, r3
 8011da4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8011da8:	4413      	add	r3, r2
 8011daa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011dae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011db2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	011a      	lsls	r2, r3, #4
 8011dbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8011dc0:	4413      	add	r3, r2
 8011dc2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011dc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8011dca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	691b      	ldr	r3, [r3, #16]
 8011dd6:	b29a      	uxth	r2, r3
 8011dd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8011ddc:	801a      	strh	r2, [r3, #0]
 8011dde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011de2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8011dec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011df0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	785b      	ldrb	r3, [r3, #1]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	f040 809d 	bne.w	8011f38 <USB_EPStartXfer+0x1244>
 8011dfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e02:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011e0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	461a      	mov	r2, r3
 8011e1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011e22:	4413      	add	r3, r2
 8011e24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011e28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	781b      	ldrb	r3, [r3, #0]
 8011e34:	011a      	lsls	r2, r3, #4
 8011e36:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011e3a:	4413      	add	r3, r2
 8011e3c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011e40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8011e44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011e48:	881b      	ldrh	r3, [r3, #0]
 8011e4a:	b29b      	uxth	r3, r3
 8011e4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e50:	b29a      	uxth	r2, r3
 8011e52:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011e56:	801a      	strh	r2, [r3, #0]
 8011e58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	691b      	ldr	r3, [r3, #16]
 8011e64:	2b3e      	cmp	r3, #62	; 0x3e
 8011e66:	d92b      	bls.n	8011ec0 <USB_EPStartXfer+0x11cc>
 8011e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	691b      	ldr	r3, [r3, #16]
 8011e74:	095b      	lsrs	r3, r3, #5
 8011e76:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011e7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	691b      	ldr	r3, [r3, #16]
 8011e86:	f003 031f 	and.w	r3, r3, #31
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d104      	bne.n	8011e98 <USB_EPStartXfer+0x11a4>
 8011e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011e92:	3b01      	subs	r3, #1
 8011e94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011e9c:	881b      	ldrh	r3, [r3, #0]
 8011e9e:	b29a      	uxth	r2, r3
 8011ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011ea4:	b29b      	uxth	r3, r3
 8011ea6:	029b      	lsls	r3, r3, #10
 8011ea8:	b29b      	uxth	r3, r3
 8011eaa:	4313      	orrs	r3, r2
 8011eac:	b29b      	uxth	r3, r3
 8011eae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011eb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011eb6:	b29a      	uxth	r2, r3
 8011eb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011ebc:	801a      	strh	r2, [r3, #0]
 8011ebe:	e069      	b.n	8011f94 <USB_EPStartXfer+0x12a0>
 8011ec0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ec4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	691b      	ldr	r3, [r3, #16]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d10c      	bne.n	8011eea <USB_EPStartXfer+0x11f6>
 8011ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011ed4:	881b      	ldrh	r3, [r3, #0]
 8011ed6:	b29b      	uxth	r3, r3
 8011ed8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011edc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ee0:	b29a      	uxth	r2, r3
 8011ee2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011ee6:	801a      	strh	r2, [r3, #0]
 8011ee8:	e054      	b.n	8011f94 <USB_EPStartXfer+0x12a0>
 8011eea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	691b      	ldr	r3, [r3, #16]
 8011ef6:	085b      	lsrs	r3, r3, #1
 8011ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011efc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	691b      	ldr	r3, [r3, #16]
 8011f08:	f003 0301 	and.w	r3, r3, #1
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d004      	beq.n	8011f1a <USB_EPStartXfer+0x1226>
 8011f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011f14:	3301      	adds	r3, #1
 8011f16:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011f1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011f1e:	881b      	ldrh	r3, [r3, #0]
 8011f20:	b29a      	uxth	r2, r3
 8011f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011f26:	b29b      	uxth	r3, r3
 8011f28:	029b      	lsls	r3, r3, #10
 8011f2a:	b29b      	uxth	r3, r3
 8011f2c:	4313      	orrs	r3, r2
 8011f2e:	b29a      	uxth	r2, r3
 8011f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011f34:	801a      	strh	r2, [r3, #0]
 8011f36:	e02d      	b.n	8011f94 <USB_EPStartXfer+0x12a0>
 8011f38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	785b      	ldrb	r3, [r3, #1]
 8011f44:	2b01      	cmp	r3, #1
 8011f46:	d125      	bne.n	8011f94 <USB_EPStartXfer+0x12a0>
 8011f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011f56:	b29b      	uxth	r3, r3
 8011f58:	461a      	mov	r2, r3
 8011f5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011f5e:	4413      	add	r3, r2
 8011f60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8011f64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	781b      	ldrb	r3, [r3, #0]
 8011f70:	011a      	lsls	r2, r3, #4
 8011f72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011f76:	4413      	add	r3, r2
 8011f78:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011f7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8011f80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	691b      	ldr	r3, [r3, #16]
 8011f8c:	b29a      	uxth	r2, r3
 8011f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8011f92:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8011f94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	69db      	ldr	r3, [r3, #28]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	f000 8218 	beq.w	80123d6 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011fa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011faa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011fae:	681a      	ldr	r2, [r3, #0]
 8011fb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011fb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	781b      	ldrb	r3, [r3, #0]
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	4413      	add	r3, r2
 8011fc0:	881b      	ldrh	r3, [r3, #0]
 8011fc2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011fc6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011fca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d005      	beq.n	8011fde <USB_EPStartXfer+0x12ea>
 8011fd2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d10d      	bne.n	8011ffa <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011fde:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011fe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	f040 81f5 	bne.w	80123d6 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011fec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	f040 81ee 	bne.w	80123d6 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011ffa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ffe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012002:	681a      	ldr	r2, [r3, #0]
 8012004:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012008:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	781b      	ldrb	r3, [r3, #0]
 8012010:	009b      	lsls	r3, r3, #2
 8012012:	4413      	add	r3, r2
 8012014:	881b      	ldrh	r3, [r3, #0]
 8012016:	b29b      	uxth	r3, r3
 8012018:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801201c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012020:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8012024:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012028:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801202c:	681a      	ldr	r2, [r3, #0]
 801202e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012032:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	781b      	ldrb	r3, [r3, #0]
 801203a:	009b      	lsls	r3, r3, #2
 801203c:	441a      	add	r2, r3
 801203e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8012042:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012046:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801204a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801204e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8012052:	b29b      	uxth	r3, r3
 8012054:	8013      	strh	r3, [r2, #0]
 8012056:	e1be      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801205c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	78db      	ldrb	r3, [r3, #3]
 8012064:	2b01      	cmp	r3, #1
 8012066:	f040 81b4 	bne.w	80123d2 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 801206a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801206e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	699a      	ldr	r2, [r3, #24]
 8012076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801207a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	691b      	ldr	r3, [r3, #16]
 8012082:	429a      	cmp	r2, r3
 8012084:	d917      	bls.n	80120b6 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8012086:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801208a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	691b      	ldr	r3, [r3, #16]
 8012092:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8012096:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801209a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	699a      	ldr	r2, [r3, #24]
 80120a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120a6:	1ad2      	subs	r2, r2, r3
 80120a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	619a      	str	r2, [r3, #24]
 80120b4:	e00e      	b.n	80120d4 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80120b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	699b      	ldr	r3, [r3, #24]
 80120c2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80120c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	2200      	movs	r2, #0
 80120d2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80120d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	785b      	ldrb	r3, [r3, #1]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	f040 8085 	bne.w	80121f0 <USB_EPStartXfer+0x14fc>
 80120e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80120f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012102:	b29b      	uxth	r3, r3
 8012104:	461a      	mov	r2, r3
 8012106:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801210a:	4413      	add	r3, r2
 801210c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8012110:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012114:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	781b      	ldrb	r3, [r3, #0]
 801211c:	011a      	lsls	r2, r3, #4
 801211e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8012122:	4413      	add	r3, r2
 8012124:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012128:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801212c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012130:	881b      	ldrh	r3, [r3, #0]
 8012132:	b29b      	uxth	r3, r3
 8012134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012138:	b29a      	uxth	r2, r3
 801213a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801213e:	801a      	strh	r2, [r3, #0]
 8012140:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012144:	2b3e      	cmp	r3, #62	; 0x3e
 8012146:	d923      	bls.n	8012190 <USB_EPStartXfer+0x149c>
 8012148:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801214c:	095b      	lsrs	r3, r3, #5
 801214e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012152:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012156:	f003 031f 	and.w	r3, r3, #31
 801215a:	2b00      	cmp	r3, #0
 801215c:	d104      	bne.n	8012168 <USB_EPStartXfer+0x1474>
 801215e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012162:	3b01      	subs	r3, #1
 8012164:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8012168:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801216c:	881b      	ldrh	r3, [r3, #0]
 801216e:	b29a      	uxth	r2, r3
 8012170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012174:	b29b      	uxth	r3, r3
 8012176:	029b      	lsls	r3, r3, #10
 8012178:	b29b      	uxth	r3, r3
 801217a:	4313      	orrs	r3, r2
 801217c:	b29b      	uxth	r3, r3
 801217e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012186:	b29a      	uxth	r2, r3
 8012188:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801218c:	801a      	strh	r2, [r3, #0]
 801218e:	e060      	b.n	8012252 <USB_EPStartXfer+0x155e>
 8012190:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012194:	2b00      	cmp	r3, #0
 8012196:	d10c      	bne.n	80121b2 <USB_EPStartXfer+0x14be>
 8012198:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801219c:	881b      	ldrh	r3, [r3, #0]
 801219e:	b29b      	uxth	r3, r3
 80121a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121a8:	b29a      	uxth	r2, r3
 80121aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80121ae:	801a      	strh	r2, [r3, #0]
 80121b0:	e04f      	b.n	8012252 <USB_EPStartXfer+0x155e>
 80121b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121b6:	085b      	lsrs	r3, r3, #1
 80121b8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80121bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121c0:	f003 0301 	and.w	r3, r3, #1
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d004      	beq.n	80121d2 <USB_EPStartXfer+0x14de>
 80121c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80121cc:	3301      	adds	r3, #1
 80121ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80121d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80121d6:	881b      	ldrh	r3, [r3, #0]
 80121d8:	b29a      	uxth	r2, r3
 80121da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80121de:	b29b      	uxth	r3, r3
 80121e0:	029b      	lsls	r3, r3, #10
 80121e2:	b29b      	uxth	r3, r3
 80121e4:	4313      	orrs	r3, r2
 80121e6:	b29a      	uxth	r2, r3
 80121e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80121ec:	801a      	strh	r2, [r3, #0]
 80121ee:	e030      	b.n	8012252 <USB_EPStartXfer+0x155e>
 80121f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	785b      	ldrb	r3, [r3, #1]
 80121fc:	2b01      	cmp	r3, #1
 80121fe:	d128      	bne.n	8012252 <USB_EPStartXfer+0x155e>
 8012200:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012204:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 801220e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012212:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801221c:	b29b      	uxth	r3, r3
 801221e:	461a      	mov	r2, r3
 8012220:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8012224:	4413      	add	r3, r2
 8012226:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 801222a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801222e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	011a      	lsls	r2, r3, #4
 8012238:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801223c:	4413      	add	r3, r2
 801223e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012242:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8012246:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801224a:	b29a      	uxth	r2, r3
 801224c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8012250:	801a      	strh	r2, [r3, #0]
 8012252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012256:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8012260:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012264:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	785b      	ldrb	r3, [r3, #1]
 801226c:	2b00      	cmp	r3, #0
 801226e:	f040 8085 	bne.w	801237c <USB_EPStartXfer+0x1688>
 8012272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012276:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8012280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012284:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801228e:	b29b      	uxth	r3, r3
 8012290:	461a      	mov	r2, r3
 8012292:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8012296:	4413      	add	r3, r2
 8012298:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801229c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80122a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	781b      	ldrb	r3, [r3, #0]
 80122a8:	011a      	lsls	r2, r3, #4
 80122aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80122ae:	4413      	add	r3, r2
 80122b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80122b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80122b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80122bc:	881b      	ldrh	r3, [r3, #0]
 80122be:	b29b      	uxth	r3, r3
 80122c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122c4:	b29a      	uxth	r2, r3
 80122c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80122ca:	801a      	strh	r2, [r3, #0]
 80122cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80122d0:	2b3e      	cmp	r3, #62	; 0x3e
 80122d2:	d923      	bls.n	801231c <USB_EPStartXfer+0x1628>
 80122d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80122d8:	095b      	lsrs	r3, r3, #5
 80122da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80122de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80122e2:	f003 031f 	and.w	r3, r3, #31
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d104      	bne.n	80122f4 <USB_EPStartXfer+0x1600>
 80122ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80122ee:	3b01      	subs	r3, #1
 80122f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80122f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80122f8:	881b      	ldrh	r3, [r3, #0]
 80122fa:	b29a      	uxth	r2, r3
 80122fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012300:	b29b      	uxth	r3, r3
 8012302:	029b      	lsls	r3, r3, #10
 8012304:	b29b      	uxth	r3, r3
 8012306:	4313      	orrs	r3, r2
 8012308:	b29b      	uxth	r3, r3
 801230a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801230e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012312:	b29a      	uxth	r2, r3
 8012314:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012318:	801a      	strh	r2, [r3, #0]
 801231a:	e05c      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
 801231c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012320:	2b00      	cmp	r3, #0
 8012322:	d10c      	bne.n	801233e <USB_EPStartXfer+0x164a>
 8012324:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012328:	881b      	ldrh	r3, [r3, #0]
 801232a:	b29b      	uxth	r3, r3
 801232c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012334:	b29a      	uxth	r2, r3
 8012336:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801233a:	801a      	strh	r2, [r3, #0]
 801233c:	e04b      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
 801233e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012342:	085b      	lsrs	r3, r3, #1
 8012344:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8012348:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801234c:	f003 0301 	and.w	r3, r3, #1
 8012350:	2b00      	cmp	r3, #0
 8012352:	d004      	beq.n	801235e <USB_EPStartXfer+0x166a>
 8012354:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012358:	3301      	adds	r3, #1
 801235a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801235e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012362:	881b      	ldrh	r3, [r3, #0]
 8012364:	b29a      	uxth	r2, r3
 8012366:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801236a:	b29b      	uxth	r3, r3
 801236c:	029b      	lsls	r3, r3, #10
 801236e:	b29b      	uxth	r3, r3
 8012370:	4313      	orrs	r3, r2
 8012372:	b29a      	uxth	r2, r3
 8012374:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012378:	801a      	strh	r2, [r3, #0]
 801237a:	e02c      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
 801237c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	785b      	ldrb	r3, [r3, #1]
 8012388:	2b01      	cmp	r3, #1
 801238a:	d124      	bne.n	80123d6 <USB_EPStartXfer+0x16e2>
 801238c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012390:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801239a:	b29b      	uxth	r3, r3
 801239c:	461a      	mov	r2, r3
 801239e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80123a2:	4413      	add	r3, r2
 80123a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80123a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	781b      	ldrb	r3, [r3, #0]
 80123b4:	011a      	lsls	r2, r3, #4
 80123b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80123ba:	4413      	add	r3, r2
 80123bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80123c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80123c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80123c8:	b29a      	uxth	r2, r3
 80123ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80123ce:	801a      	strh	r2, [r3, #0]
 80123d0:	e001      	b.n	80123d6 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80123d2:	2301      	movs	r3, #1
 80123d4:	e03a      	b.n	801244c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80123d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80123de:	681a      	ldr	r2, [r3, #0]
 80123e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80123e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	781b      	ldrb	r3, [r3, #0]
 80123ec:	009b      	lsls	r3, r3, #2
 80123ee:	4413      	add	r3, r2
 80123f0:	881b      	ldrh	r3, [r3, #0]
 80123f2:	b29b      	uxth	r3, r3
 80123f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80123f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80123fc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8012400:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012404:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8012408:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801240c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012410:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8012414:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8012418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801241c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012420:	681a      	ldr	r2, [r3, #0]
 8012422:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012426:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	781b      	ldrb	r3, [r3, #0]
 801242e:	009b      	lsls	r3, r3, #2
 8012430:	441a      	add	r2, r3
 8012432:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012436:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801243a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801243e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012442:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012446:	b29b      	uxth	r3, r3
 8012448:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801244a:	2300      	movs	r3, #0
}
 801244c:	4618      	mov	r0, r3
 801244e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}

08012456 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012456:	b480      	push	{r7}
 8012458:	b085      	sub	sp, #20
 801245a:	af00      	add	r7, sp, #0
 801245c:	6078      	str	r0, [r7, #4]
 801245e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012460:	683b      	ldr	r3, [r7, #0]
 8012462:	785b      	ldrb	r3, [r3, #1]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d020      	beq.n	80124aa <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012468:	687a      	ldr	r2, [r7, #4]
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	781b      	ldrb	r3, [r3, #0]
 801246e:	009b      	lsls	r3, r3, #2
 8012470:	4413      	add	r3, r2
 8012472:	881b      	ldrh	r3, [r3, #0]
 8012474:	b29b      	uxth	r3, r3
 8012476:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801247a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801247e:	81bb      	strh	r3, [r7, #12]
 8012480:	89bb      	ldrh	r3, [r7, #12]
 8012482:	f083 0310 	eor.w	r3, r3, #16
 8012486:	81bb      	strh	r3, [r7, #12]
 8012488:	687a      	ldr	r2, [r7, #4]
 801248a:	683b      	ldr	r3, [r7, #0]
 801248c:	781b      	ldrb	r3, [r3, #0]
 801248e:	009b      	lsls	r3, r3, #2
 8012490:	441a      	add	r2, r3
 8012492:	89bb      	ldrh	r3, [r7, #12]
 8012494:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012498:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801249c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80124a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124a4:	b29b      	uxth	r3, r3
 80124a6:	8013      	strh	r3, [r2, #0]
 80124a8:	e01f      	b.n	80124ea <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80124aa:	687a      	ldr	r2, [r7, #4]
 80124ac:	683b      	ldr	r3, [r7, #0]
 80124ae:	781b      	ldrb	r3, [r3, #0]
 80124b0:	009b      	lsls	r3, r3, #2
 80124b2:	4413      	add	r3, r2
 80124b4:	881b      	ldrh	r3, [r3, #0]
 80124b6:	b29b      	uxth	r3, r3
 80124b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80124bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80124c0:	81fb      	strh	r3, [r7, #14]
 80124c2:	89fb      	ldrh	r3, [r7, #14]
 80124c4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80124c8:	81fb      	strh	r3, [r7, #14]
 80124ca:	687a      	ldr	r2, [r7, #4]
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	781b      	ldrb	r3, [r3, #0]
 80124d0:	009b      	lsls	r3, r3, #2
 80124d2:	441a      	add	r2, r3
 80124d4:	89fb      	ldrh	r3, [r7, #14]
 80124d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80124da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80124de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80124e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124e6:	b29b      	uxth	r3, r3
 80124e8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80124ea:	2300      	movs	r3, #0
}
 80124ec:	4618      	mov	r0, r3
 80124ee:	3714      	adds	r7, #20
 80124f0:	46bd      	mov	sp, r7
 80124f2:	bc80      	pop	{r7}
 80124f4:	4770      	bx	lr

080124f6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80124f6:	b480      	push	{r7}
 80124f8:	b087      	sub	sp, #28
 80124fa:	af00      	add	r7, sp, #0
 80124fc:	6078      	str	r0, [r7, #4]
 80124fe:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8012500:	683b      	ldr	r3, [r7, #0]
 8012502:	7b1b      	ldrb	r3, [r3, #12]
 8012504:	2b00      	cmp	r3, #0
 8012506:	f040 809d 	bne.w	8012644 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 801250a:	683b      	ldr	r3, [r7, #0]
 801250c:	785b      	ldrb	r3, [r3, #1]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d04c      	beq.n	80125ac <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012512:	687a      	ldr	r2, [r7, #4]
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	781b      	ldrb	r3, [r3, #0]
 8012518:	009b      	lsls	r3, r3, #2
 801251a:	4413      	add	r3, r2
 801251c:	881b      	ldrh	r3, [r3, #0]
 801251e:	823b      	strh	r3, [r7, #16]
 8012520:	8a3b      	ldrh	r3, [r7, #16]
 8012522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012526:	2b00      	cmp	r3, #0
 8012528:	d01b      	beq.n	8012562 <USB_EPClearStall+0x6c>
 801252a:	687a      	ldr	r2, [r7, #4]
 801252c:	683b      	ldr	r3, [r7, #0]
 801252e:	781b      	ldrb	r3, [r3, #0]
 8012530:	009b      	lsls	r3, r3, #2
 8012532:	4413      	add	r3, r2
 8012534:	881b      	ldrh	r3, [r3, #0]
 8012536:	b29b      	uxth	r3, r3
 8012538:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801253c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012540:	81fb      	strh	r3, [r7, #14]
 8012542:	687a      	ldr	r2, [r7, #4]
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	781b      	ldrb	r3, [r3, #0]
 8012548:	009b      	lsls	r3, r3, #2
 801254a:	441a      	add	r2, r3
 801254c:	89fb      	ldrh	r3, [r7, #14]
 801254e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012552:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801255a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801255e:	b29b      	uxth	r3, r3
 8012560:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8012562:	683b      	ldr	r3, [r7, #0]
 8012564:	78db      	ldrb	r3, [r3, #3]
 8012566:	2b01      	cmp	r3, #1
 8012568:	d06c      	beq.n	8012644 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801256a:	687a      	ldr	r2, [r7, #4]
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	781b      	ldrb	r3, [r3, #0]
 8012570:	009b      	lsls	r3, r3, #2
 8012572:	4413      	add	r3, r2
 8012574:	881b      	ldrh	r3, [r3, #0]
 8012576:	b29b      	uxth	r3, r3
 8012578:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801257c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012580:	81bb      	strh	r3, [r7, #12]
 8012582:	89bb      	ldrh	r3, [r7, #12]
 8012584:	f083 0320 	eor.w	r3, r3, #32
 8012588:	81bb      	strh	r3, [r7, #12]
 801258a:	687a      	ldr	r2, [r7, #4]
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	781b      	ldrb	r3, [r3, #0]
 8012590:	009b      	lsls	r3, r3, #2
 8012592:	441a      	add	r2, r3
 8012594:	89bb      	ldrh	r3, [r7, #12]
 8012596:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801259a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801259e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80125a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125a6:	b29b      	uxth	r3, r3
 80125a8:	8013      	strh	r3, [r2, #0]
 80125aa:	e04b      	b.n	8012644 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80125ac:	687a      	ldr	r2, [r7, #4]
 80125ae:	683b      	ldr	r3, [r7, #0]
 80125b0:	781b      	ldrb	r3, [r3, #0]
 80125b2:	009b      	lsls	r3, r3, #2
 80125b4:	4413      	add	r3, r2
 80125b6:	881b      	ldrh	r3, [r3, #0]
 80125b8:	82fb      	strh	r3, [r7, #22]
 80125ba:	8afb      	ldrh	r3, [r7, #22]
 80125bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d01b      	beq.n	80125fc <USB_EPClearStall+0x106>
 80125c4:	687a      	ldr	r2, [r7, #4]
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	781b      	ldrb	r3, [r3, #0]
 80125ca:	009b      	lsls	r3, r3, #2
 80125cc:	4413      	add	r3, r2
 80125ce:	881b      	ldrh	r3, [r3, #0]
 80125d0:	b29b      	uxth	r3, r3
 80125d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80125d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80125da:	82bb      	strh	r3, [r7, #20]
 80125dc:	687a      	ldr	r2, [r7, #4]
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	781b      	ldrb	r3, [r3, #0]
 80125e2:	009b      	lsls	r3, r3, #2
 80125e4:	441a      	add	r2, r3
 80125e6:	8abb      	ldrh	r3, [r7, #20]
 80125e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80125ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80125f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80125f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125f8:	b29b      	uxth	r3, r3
 80125fa:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80125fc:	687a      	ldr	r2, [r7, #4]
 80125fe:	683b      	ldr	r3, [r7, #0]
 8012600:	781b      	ldrb	r3, [r3, #0]
 8012602:	009b      	lsls	r3, r3, #2
 8012604:	4413      	add	r3, r2
 8012606:	881b      	ldrh	r3, [r3, #0]
 8012608:	b29b      	uxth	r3, r3
 801260a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801260e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012612:	827b      	strh	r3, [r7, #18]
 8012614:	8a7b      	ldrh	r3, [r7, #18]
 8012616:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801261a:	827b      	strh	r3, [r7, #18]
 801261c:	8a7b      	ldrh	r3, [r7, #18]
 801261e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8012622:	827b      	strh	r3, [r7, #18]
 8012624:	687a      	ldr	r2, [r7, #4]
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	781b      	ldrb	r3, [r3, #0]
 801262a:	009b      	lsls	r3, r3, #2
 801262c:	441a      	add	r2, r3
 801262e:	8a7b      	ldrh	r3, [r7, #18]
 8012630:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012634:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012638:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801263c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012640:	b29b      	uxth	r3, r3
 8012642:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8012644:	2300      	movs	r3, #0
}
 8012646:	4618      	mov	r0, r3
 8012648:	371c      	adds	r7, #28
 801264a:	46bd      	mov	sp, r7
 801264c:	bc80      	pop	{r7}
 801264e:	4770      	bx	lr

08012650 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012650:	b480      	push	{r7}
 8012652:	b083      	sub	sp, #12
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
 8012658:	460b      	mov	r3, r1
 801265a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 801265c:	78fb      	ldrb	r3, [r7, #3]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d103      	bne.n	801266a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	2280      	movs	r2, #128	; 0x80
 8012666:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 801266a:	2300      	movs	r3, #0
}
 801266c:	4618      	mov	r0, r3
 801266e:	370c      	adds	r7, #12
 8012670:	46bd      	mov	sp, r7
 8012672:	bc80      	pop	{r7}
 8012674:	4770      	bx	lr

08012676 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012676:	b480      	push	{r7}
 8012678:	b083      	sub	sp, #12
 801267a:	af00      	add	r7, sp, #0
 801267c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 801267e:	2300      	movs	r3, #0
}
 8012680:	4618      	mov	r0, r3
 8012682:	370c      	adds	r7, #12
 8012684:	46bd      	mov	sp, r7
 8012686:	bc80      	pop	{r7}
 8012688:	4770      	bx	lr

0801268a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 801268a:	b480      	push	{r7}
 801268c:	b083      	sub	sp, #12
 801268e:	af00      	add	r7, sp, #0
 8012690:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8012692:	2300      	movs	r3, #0
}
 8012694:	4618      	mov	r0, r3
 8012696:	370c      	adds	r7, #12
 8012698:	46bd      	mov	sp, r7
 801269a:	bc80      	pop	{r7}
 801269c:	4770      	bx	lr

0801269e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 801269e:	b480      	push	{r7}
 80126a0:	b085      	sub	sp, #20
 80126a2:	af00      	add	r7, sp, #0
 80126a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80126ac:	b29b      	uxth	r3, r3
 80126ae:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80126b0:	68fb      	ldr	r3, [r7, #12]
}
 80126b2:	4618      	mov	r0, r3
 80126b4:	3714      	adds	r7, #20
 80126b6:	46bd      	mov	sp, r7
 80126b8:	bc80      	pop	{r7}
 80126ba:	4770      	bx	lr

080126bc <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80126bc:	b480      	push	{r7}
 80126be:	b083      	sub	sp, #12
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
 80126c4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80126c6:	2300      	movs	r3, #0
}
 80126c8:	4618      	mov	r0, r3
 80126ca:	370c      	adds	r7, #12
 80126cc:	46bd      	mov	sp, r7
 80126ce:	bc80      	pop	{r7}
 80126d0:	4770      	bx	lr

080126d2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80126d2:	b480      	push	{r7}
 80126d4:	b08b      	sub	sp, #44	; 0x2c
 80126d6:	af00      	add	r7, sp, #0
 80126d8:	60f8      	str	r0, [r7, #12]
 80126da:	60b9      	str	r1, [r7, #8]
 80126dc:	4611      	mov	r1, r2
 80126de:	461a      	mov	r2, r3
 80126e0:	460b      	mov	r3, r1
 80126e2:	80fb      	strh	r3, [r7, #6]
 80126e4:	4613      	mov	r3, r2
 80126e6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80126e8:	88bb      	ldrh	r3, [r7, #4]
 80126ea:	3301      	adds	r3, #1
 80126ec:	085b      	lsrs	r3, r3, #1
 80126ee:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80126f4:	68bb      	ldr	r3, [r7, #8]
 80126f6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80126f8:	88fb      	ldrh	r3, [r7, #6]
 80126fa:	005a      	lsls	r2, r3, #1
 80126fc:	697b      	ldr	r3, [r7, #20]
 80126fe:	4413      	add	r3, r2
 8012700:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012704:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012706:	69bb      	ldr	r3, [r7, #24]
 8012708:	627b      	str	r3, [r7, #36]	; 0x24
 801270a:	e01e      	b.n	801274a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 801270c:	69fb      	ldr	r3, [r7, #28]
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012712:	69fb      	ldr	r3, [r7, #28]
 8012714:	3301      	adds	r3, #1
 8012716:	781b      	ldrb	r3, [r3, #0]
 8012718:	021b      	lsls	r3, r3, #8
 801271a:	b21a      	sxth	r2, r3
 801271c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012720:	4313      	orrs	r3, r2
 8012722:	b21b      	sxth	r3, r3
 8012724:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012726:	6a3b      	ldr	r3, [r7, #32]
 8012728:	8a7a      	ldrh	r2, [r7, #18]
 801272a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801272c:	6a3b      	ldr	r3, [r7, #32]
 801272e:	3302      	adds	r3, #2
 8012730:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8012732:	6a3b      	ldr	r3, [r7, #32]
 8012734:	3302      	adds	r3, #2
 8012736:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8012738:	69fb      	ldr	r3, [r7, #28]
 801273a:	3301      	adds	r3, #1
 801273c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 801273e:	69fb      	ldr	r3, [r7, #28]
 8012740:	3301      	adds	r3, #1
 8012742:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012746:	3b01      	subs	r3, #1
 8012748:	627b      	str	r3, [r7, #36]	; 0x24
 801274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801274c:	2b00      	cmp	r3, #0
 801274e:	d1dd      	bne.n	801270c <USB_WritePMA+0x3a>
  }
}
 8012750:	bf00      	nop
 8012752:	bf00      	nop
 8012754:	372c      	adds	r7, #44	; 0x2c
 8012756:	46bd      	mov	sp, r7
 8012758:	bc80      	pop	{r7}
 801275a:	4770      	bx	lr

0801275c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801275c:	b480      	push	{r7}
 801275e:	b08b      	sub	sp, #44	; 0x2c
 8012760:	af00      	add	r7, sp, #0
 8012762:	60f8      	str	r0, [r7, #12]
 8012764:	60b9      	str	r1, [r7, #8]
 8012766:	4611      	mov	r1, r2
 8012768:	461a      	mov	r2, r3
 801276a:	460b      	mov	r3, r1
 801276c:	80fb      	strh	r3, [r7, #6]
 801276e:	4613      	mov	r3, r2
 8012770:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012772:	88bb      	ldrh	r3, [r7, #4]
 8012774:	085b      	lsrs	r3, r3, #1
 8012776:	b29b      	uxth	r3, r3
 8012778:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801277e:	68bb      	ldr	r3, [r7, #8]
 8012780:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012782:	88fb      	ldrh	r3, [r7, #6]
 8012784:	005a      	lsls	r2, r3, #1
 8012786:	697b      	ldr	r3, [r7, #20]
 8012788:	4413      	add	r3, r2
 801278a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801278e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012790:	69bb      	ldr	r3, [r7, #24]
 8012792:	627b      	str	r3, [r7, #36]	; 0x24
 8012794:	e01b      	b.n	80127ce <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012796:	6a3b      	ldr	r3, [r7, #32]
 8012798:	881b      	ldrh	r3, [r3, #0]
 801279a:	b29b      	uxth	r3, r3
 801279c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801279e:	6a3b      	ldr	r3, [r7, #32]
 80127a0:	3302      	adds	r3, #2
 80127a2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80127a4:	693b      	ldr	r3, [r7, #16]
 80127a6:	b2da      	uxtb	r2, r3
 80127a8:	69fb      	ldr	r3, [r7, #28]
 80127aa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80127ac:	69fb      	ldr	r3, [r7, #28]
 80127ae:	3301      	adds	r3, #1
 80127b0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80127b2:	693b      	ldr	r3, [r7, #16]
 80127b4:	0a1b      	lsrs	r3, r3, #8
 80127b6:	b2da      	uxtb	r2, r3
 80127b8:	69fb      	ldr	r3, [r7, #28]
 80127ba:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80127bc:	69fb      	ldr	r3, [r7, #28]
 80127be:	3301      	adds	r3, #1
 80127c0:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80127c2:	6a3b      	ldr	r3, [r7, #32]
 80127c4:	3302      	adds	r3, #2
 80127c6:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80127c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ca:	3b01      	subs	r3, #1
 80127cc:	627b      	str	r3, [r7, #36]	; 0x24
 80127ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d1e0      	bne.n	8012796 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80127d4:	88bb      	ldrh	r3, [r7, #4]
 80127d6:	f003 0301 	and.w	r3, r3, #1
 80127da:	b29b      	uxth	r3, r3
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d007      	beq.n	80127f0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80127e0:	6a3b      	ldr	r3, [r7, #32]
 80127e2:	881b      	ldrh	r3, [r3, #0]
 80127e4:	b29b      	uxth	r3, r3
 80127e6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80127e8:	693b      	ldr	r3, [r7, #16]
 80127ea:	b2da      	uxtb	r2, r3
 80127ec:	69fb      	ldr	r3, [r7, #28]
 80127ee:	701a      	strb	r2, [r3, #0]
  }
}
 80127f0:	bf00      	nop
 80127f2:	372c      	adds	r7, #44	; 0x2c
 80127f4:	46bd      	mov	sp, r7
 80127f6:	bc80      	pop	{r7}
 80127f8:	4770      	bx	lr
	...

080127fc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80127fc:	b480      	push	{r7}
 80127fe:	b083      	sub	sp, #12
 8012800:	af00      	add	r7, sp, #0
 8012802:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8012804:	4a03      	ldr	r2, [pc, #12]	; (8012814 <LL_SetSystemCoreClock+0x18>)
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	6013      	str	r3, [r2, #0]
}
 801280a:	bf00      	nop
 801280c:	370c      	adds	r7, #12
 801280e:	46bd      	mov	sp, r7
 8012810:	bc80      	pop	{r7}
 8012812:	4770      	bx	lr
 8012814:	20000008 	.word	0x20000008

08012818 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b082      	sub	sp, #8
 801281c:	af00      	add	r7, sp, #0
 801281e:	6078      	str	r0, [r7, #4]
 8012820:	460b      	mov	r3, r1
 8012822:	70fb      	strb	r3, [r7, #3]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	7c1b      	ldrb	r3, [r3, #16]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d115      	bne.n	8012858 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 801282c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012830:	2202      	movs	r2, #2
 8012832:	2101      	movs	r1, #1
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f002 fd60 	bl	80152fa <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	2201      	movs	r2, #1
 801283e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8012842:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012846:	2202      	movs	r2, #2
 8012848:	2181      	movs	r1, #129	; 0x81
 801284a:	6878      	ldr	r0, [r7, #4]
 801284c:	f002 fd55 	bl	80152fa <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	2201      	movs	r2, #1
 8012854:	62da      	str	r2, [r3, #44]	; 0x2c
 8012856:	e012      	b.n	801287e <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8012858:	2340      	movs	r3, #64	; 0x40
 801285a:	2202      	movs	r2, #2
 801285c:	2101      	movs	r1, #1
 801285e:	6878      	ldr	r0, [r7, #4]
 8012860:	f002 fd4b 	bl	80152fa <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2201      	movs	r2, #1
 8012868:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 801286c:	2340      	movs	r3, #64	; 0x40
 801286e:	2202      	movs	r2, #2
 8012870:	2181      	movs	r1, #129	; 0x81
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f002 fd41 	bl	80152fa <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	2201      	movs	r2, #1
 801287c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 801287e:	f44f 701b 	mov.w	r0, #620	; 0x26c
 8012882:	f002 fe81 	bl	8015588 <USBD_static_malloc>
 8012886:	4602      	mov	r2, r0
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012894:	2b00      	cmp	r3, #0
 8012896:	d101      	bne.n	801289c <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 8012898:	2302      	movs	r3, #2
 801289a:	e003      	b.n	80128a4 <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 801289c:	6878      	ldr	r0, [r7, #4]
 801289e:	f000 f9d9 	bl	8012c54 <MSC_BOT_Init>

  return USBD_OK;
 80128a2:	2300      	movs	r3, #0
}
 80128a4:	4618      	mov	r0, r3
 80128a6:	3708      	adds	r7, #8
 80128a8:	46bd      	mov	sp, r7
 80128aa:	bd80      	pop	{r7, pc}

080128ac <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev,
                         uint8_t cfgidx)
{
 80128ac:	b580      	push	{r7, lr}
 80128ae:	b082      	sub	sp, #8
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
 80128b4:	460b      	mov	r3, r1
 80128b6:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 80128b8:	2101      	movs	r1, #1
 80128ba:	6878      	ldr	r0, [r7, #4]
 80128bc:	f002 fd43 	bl	8015346 <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2200      	movs	r2, #0
 80128c4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 80128c8:	2181      	movs	r1, #129	; 0x81
 80128ca:	6878      	ldr	r0, [r7, #4]
 80128cc:	f002 fd3b 	bl	8015346 <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	2200      	movs	r2, #0
 80128d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 80128d6:	6878      	ldr	r0, [r7, #4]
 80128d8:	f000 fa06 	bl	8012ce8 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d009      	beq.n	80128fa <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80128ec:	4618      	mov	r0, r3
 80128ee:	f002 fe57 	bl	80155a0 <USBD_static_free>
    pdev->pClassData  = NULL;
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2200      	movs	r2, #0
 80128f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 80128fa:	2300      	movs	r3, #0
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	3708      	adds	r7, #8
 8012900:	46bd      	mov	sp, r7
 8012902:	bd80      	pop	{r7, pc}

08012904 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b086      	sub	sp, #24
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
 801290c:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012914:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 8012916:	2300      	movs	r3, #0
 8012918:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 801291a:	2300      	movs	r3, #0
 801291c:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801291e:	683b      	ldr	r3, [r7, #0]
 8012920:	781b      	ldrb	r3, [r3, #0]
 8012922:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012926:	2b00      	cmp	r3, #0
 8012928:	d04d      	beq.n	80129c6 <USBD_MSC_Setup+0xc2>
 801292a:	2b20      	cmp	r3, #32
 801292c:	f040 8113 	bne.w	8012b56 <USBD_MSC_Setup+0x252>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8012930:	683b      	ldr	r3, [r7, #0]
 8012932:	785b      	ldrb	r3, [r3, #1]
 8012934:	2bfe      	cmp	r3, #254	; 0xfe
 8012936:	d002      	beq.n	801293e <USBD_MSC_Setup+0x3a>
 8012938:	2bff      	cmp	r3, #255	; 0xff
 801293a:	d024      	beq.n	8012986 <USBD_MSC_Setup+0x82>
 801293c:	e03b      	b.n	80129b6 <USBD_MSC_Setup+0xb2>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	885b      	ldrh	r3, [r3, #2]
 8012942:	2b00      	cmp	r3, #0
 8012944:	d118      	bne.n	8012978 <USBD_MSC_Setup+0x74>
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	88db      	ldrh	r3, [r3, #6]
 801294a:	2b01      	cmp	r3, #1
 801294c:	d114      	bne.n	8012978 <USBD_MSC_Setup+0x74>
              ((req->bmRequest & 0x80U) == 0x80U))
 801294e:	683b      	ldr	r3, [r7, #0]
 8012950:	781b      	ldrb	r3, [r3, #0]
 8012952:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8012954:	2b00      	cmp	r3, #0
 8012956:	da0f      	bge.n	8012978 <USBD_MSC_Setup+0x74>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801295e:	699b      	ldr	r3, [r3, #24]
 8012960:	4798      	blx	r3
 8012962:	4603      	mov	r3, r0
 8012964:	461a      	mov	r2, r3
 8012966:	693b      	ldr	r3, [r7, #16]
 8012968:	601a      	str	r2, [r3, #0]
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 801296a:	693b      	ldr	r3, [r7, #16]
 801296c:	2201      	movs	r2, #1
 801296e:	4619      	mov	r1, r3
 8012970:	6878      	ldr	r0, [r7, #4]
 8012972:	f002 f992 	bl	8014c9a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012976:	e025      	b.n	80129c4 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 8012978:	6839      	ldr	r1, [r7, #0]
 801297a:	6878      	ldr	r0, [r7, #4]
 801297c:	f002 f923 	bl	8014bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012980:	2302      	movs	r3, #2
 8012982:	75fb      	strb	r3, [r7, #23]
          break;
 8012984:	e01e      	b.n	80129c4 <USBD_MSC_Setup+0xc0>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8012986:	683b      	ldr	r3, [r7, #0]
 8012988:	885b      	ldrh	r3, [r3, #2]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d10c      	bne.n	80129a8 <USBD_MSC_Setup+0xa4>
 801298e:	683b      	ldr	r3, [r7, #0]
 8012990:	88db      	ldrh	r3, [r3, #6]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d108      	bne.n	80129a8 <USBD_MSC_Setup+0xa4>
              ((req->bmRequest & 0x80U) != 0x80U))
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	781b      	ldrb	r3, [r3, #0]
 801299a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 801299c:	2b00      	cmp	r3, #0
 801299e:	db03      	blt.n	80129a8 <USBD_MSC_Setup+0xa4>
          {
            MSC_BOT_Reset(pdev);
 80129a0:	6878      	ldr	r0, [r7, #4]
 80129a2:	f000 f987 	bl	8012cb4 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80129a6:	e00d      	b.n	80129c4 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 80129a8:	6839      	ldr	r1, [r7, #0]
 80129aa:	6878      	ldr	r0, [r7, #4]
 80129ac:	f002 f90b 	bl	8014bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 80129b0:	2302      	movs	r3, #2
 80129b2:	75fb      	strb	r3, [r7, #23]
          break;
 80129b4:	e006      	b.n	80129c4 <USBD_MSC_Setup+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80129b6:	6839      	ldr	r1, [r7, #0]
 80129b8:	6878      	ldr	r0, [r7, #4]
 80129ba:	f002 f904 	bl	8014bc6 <USBD_CtlError>
          ret = USBD_FAIL;
 80129be:	2302      	movs	r3, #2
 80129c0:	75fb      	strb	r3, [r7, #23]
          break;
 80129c2:	bf00      	nop
      }
      break;
 80129c4:	e0ce      	b.n	8012b64 <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80129c6:	683b      	ldr	r3, [r7, #0]
 80129c8:	785b      	ldrb	r3, [r3, #1]
 80129ca:	2b0b      	cmp	r3, #11
 80129cc:	f200 80bb 	bhi.w	8012b46 <USBD_MSC_Setup+0x242>
 80129d0:	a201      	add	r2, pc, #4	; (adr r2, 80129d8 <USBD_MSC_Setup+0xd4>)
 80129d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129d6:	bf00      	nop
 80129d8:	08012a09 	.word	0x08012a09
 80129dc:	08012a7f 	.word	0x08012a7f
 80129e0:	08012b47 	.word	0x08012b47
 80129e4:	08012b47 	.word	0x08012b47
 80129e8:	08012b47 	.word	0x08012b47
 80129ec:	08012b47 	.word	0x08012b47
 80129f0:	08012b47 	.word	0x08012b47
 80129f4:	08012b47 	.word	0x08012b47
 80129f8:	08012b47 	.word	0x08012b47
 80129fc:	08012b47 	.word	0x08012b47
 8012a00:	08012a31 	.word	0x08012a31
 8012a04:	08012a59 	.word	0x08012a59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a0e:	2b03      	cmp	r3, #3
 8012a10:	d107      	bne.n	8012a22 <USBD_MSC_Setup+0x11e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8012a12:	f107 030e 	add.w	r3, r7, #14
 8012a16:	2202      	movs	r2, #2
 8012a18:	4619      	mov	r1, r3
 8012a1a:	6878      	ldr	r0, [r7, #4]
 8012a1c:	f002 f93d 	bl	8014c9a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012a20:	e098      	b.n	8012b54 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8012a22:	6839      	ldr	r1, [r7, #0]
 8012a24:	6878      	ldr	r0, [r7, #4]
 8012a26:	f002 f8ce 	bl	8014bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a2a:	2302      	movs	r3, #2
 8012a2c:	75fb      	strb	r3, [r7, #23]
          break;
 8012a2e:	e091      	b.n	8012b54 <USBD_MSC_Setup+0x250>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a36:	2b03      	cmp	r3, #3
 8012a38:	d107      	bne.n	8012a4a <USBD_MSC_Setup+0x146>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	3304      	adds	r3, #4
 8012a3e:	2201      	movs	r2, #1
 8012a40:	4619      	mov	r1, r3
 8012a42:	6878      	ldr	r0, [r7, #4]
 8012a44:	f002 f929 	bl	8014c9a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012a48:	e084      	b.n	8012b54 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8012a4a:	6839      	ldr	r1, [r7, #0]
 8012a4c:	6878      	ldr	r0, [r7, #4]
 8012a4e:	f002 f8ba 	bl	8014bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a52:	2302      	movs	r3, #2
 8012a54:	75fb      	strb	r3, [r7, #23]
          break;
 8012a56:	e07d      	b.n	8012b54 <USBD_MSC_Setup+0x250>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a5e:	2b03      	cmp	r3, #3
 8012a60:	d106      	bne.n	8012a70 <USBD_MSC_Setup+0x16c>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8012a62:	683b      	ldr	r3, [r7, #0]
 8012a64:	885b      	ldrh	r3, [r3, #2]
 8012a66:	b2db      	uxtb	r3, r3
 8012a68:	461a      	mov	r2, r3
 8012a6a:	693b      	ldr	r3, [r7, #16]
 8012a6c:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012a6e:	e071      	b.n	8012b54 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8012a70:	6839      	ldr	r1, [r7, #0]
 8012a72:	6878      	ldr	r0, [r7, #4]
 8012a74:	f002 f8a7 	bl	8014bc6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a78:	2302      	movs	r3, #2
 8012a7a:	75fb      	strb	r3, [r7, #23]
          break;
 8012a7c:	e06a      	b.n	8012b54 <USBD_MSC_Setup+0x250>

        case USB_REQ_CLEAR_FEATURE:

          /* Flush the FIFO and Clear the stall status */
          USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8012a7e:	683b      	ldr	r3, [r7, #0]
 8012a80:	889b      	ldrh	r3, [r3, #4]
 8012a82:	b2db      	uxtb	r3, r3
 8012a84:	4619      	mov	r1, r3
 8012a86:	6878      	ldr	r0, [r7, #4]
 8012a88:	f002 fc7c 	bl	8015384 <USBD_LL_FlushEP>

          /* Reactivate the EP */
          USBD_LL_CloseEP(pdev, (uint8_t)req->wIndex);
 8012a8c:	683b      	ldr	r3, [r7, #0]
 8012a8e:	889b      	ldrh	r3, [r3, #4]
 8012a90:	b2db      	uxtb	r3, r3
 8012a92:	4619      	mov	r1, r3
 8012a94:	6878      	ldr	r0, [r7, #4]
 8012a96:	f002 fc56 	bl	8015346 <USBD_LL_CloseEP>
          if ((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 8012a9a:	683b      	ldr	r3, [r7, #0]
 8012a9c:	889b      	ldrh	r3, [r3, #4]
 8012a9e:	b25b      	sxtb	r3, r3
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	da23      	bge.n	8012aec <USBD_MSC_Setup+0x1e8>
          {
            pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	889b      	ldrh	r3, [r3, #4]
 8012aa8:	b2db      	uxtb	r3, r3
 8012aaa:	f003 020f 	and.w	r2, r3, #15
 8012aae:	6879      	ldr	r1, [r7, #4]
 8012ab0:	4613      	mov	r3, r2
 8012ab2:	009b      	lsls	r3, r3, #2
 8012ab4:	4413      	add	r3, r2
 8012ab6:	009b      	lsls	r3, r3, #2
 8012ab8:	440b      	add	r3, r1
 8012aba:	3318      	adds	r3, #24
 8012abc:	2200      	movs	r2, #0
 8012abe:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	7c1b      	ldrb	r3, [r3, #16]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d107      	bne.n	8012ad8 <USBD_MSC_Setup+0x1d4>
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8012ac8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012acc:	2202      	movs	r2, #2
 8012ace:	2181      	movs	r1, #129	; 0x81
 8012ad0:	6878      	ldr	r0, [r7, #4]
 8012ad2:	f002 fc12 	bl	80152fa <USBD_LL_OpenEP>
 8012ad6:	e005      	b.n	8012ae4 <USBD_MSC_Setup+0x1e0>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8012ad8:	2340      	movs	r3, #64	; 0x40
 8012ada:	2202      	movs	r2, #2
 8012adc:	2181      	movs	r1, #129	; 0x81
 8012ade:	6878      	ldr	r0, [r7, #4]
 8012ae0:	f002 fc0b 	bl	80152fa <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2201      	movs	r2, #1
 8012ae8:	62da      	str	r2, [r3, #44]	; 0x2c
 8012aea:	e024      	b.n	8012b36 <USBD_MSC_Setup+0x232>
          }
          else
          {
            pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8012aec:	683b      	ldr	r3, [r7, #0]
 8012aee:	889b      	ldrh	r3, [r3, #4]
 8012af0:	b2db      	uxtb	r3, r3
 8012af2:	f003 020f 	and.w	r2, r3, #15
 8012af6:	6879      	ldr	r1, [r7, #4]
 8012af8:	4613      	mov	r3, r2
 8012afa:	009b      	lsls	r3, r3, #2
 8012afc:	4413      	add	r3, r2
 8012afe:	009b      	lsls	r3, r3, #2
 8012b00:	440b      	add	r3, r1
 8012b02:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8012b06:	2200      	movs	r2, #0
 8012b08:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	7c1b      	ldrb	r3, [r3, #16]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d107      	bne.n	8012b22 <USBD_MSC_Setup+0x21e>
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8012b12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b16:	2202      	movs	r2, #2
 8012b18:	2101      	movs	r1, #1
 8012b1a:	6878      	ldr	r0, [r7, #4]
 8012b1c:	f002 fbed 	bl	80152fa <USBD_LL_OpenEP>
 8012b20:	e005      	b.n	8012b2e <USBD_MSC_Setup+0x22a>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8012b22:	2340      	movs	r3, #64	; 0x40
 8012b24:	2202      	movs	r2, #2
 8012b26:	2101      	movs	r1, #1
 8012b28:	6878      	ldr	r0, [r7, #4]
 8012b2a:	f002 fbe6 	bl	80152fa <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	2201      	movs	r2, #1
 8012b32:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
          }

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8012b36:	683b      	ldr	r3, [r7, #0]
 8012b38:	889b      	ldrh	r3, [r3, #4]
 8012b3a:	b2db      	uxtb	r3, r3
 8012b3c:	4619      	mov	r1, r3
 8012b3e:	6878      	ldr	r0, [r7, #4]
 8012b40:	f000 fa52 	bl	8012fe8 <MSC_BOT_CplClrFeature>
          break;
 8012b44:	e006      	b.n	8012b54 <USBD_MSC_Setup+0x250>

        default:
          USBD_CtlError(pdev, req);
 8012b46:	6839      	ldr	r1, [r7, #0]
 8012b48:	6878      	ldr	r0, [r7, #4]
 8012b4a:	f002 f83c 	bl	8014bc6 <USBD_CtlError>
          ret = USBD_FAIL;
 8012b4e:	2302      	movs	r3, #2
 8012b50:	75fb      	strb	r3, [r7, #23]
          break;
 8012b52:	bf00      	nop
      }
      break;
 8012b54:	e006      	b.n	8012b64 <USBD_MSC_Setup+0x260>

    default:
      USBD_CtlError(pdev, req);
 8012b56:	6839      	ldr	r1, [r7, #0]
 8012b58:	6878      	ldr	r0, [r7, #4]
 8012b5a:	f002 f834 	bl	8014bc6 <USBD_CtlError>
      ret = USBD_FAIL;
 8012b5e:	2302      	movs	r3, #2
 8012b60:	75fb      	strb	r3, [r7, #23]
      break;
 8012b62:	bf00      	nop
  }

  return ret;
 8012b64:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b66:	4618      	mov	r0, r3
 8012b68:	3718      	adds	r7, #24
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	bd80      	pop	{r7, pc}
 8012b6e:	bf00      	nop

08012b70 <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b082      	sub	sp, #8
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
 8012b78:	460b      	mov	r3, r1
 8012b7a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8012b7c:	78fb      	ldrb	r3, [r7, #3]
 8012b7e:	4619      	mov	r1, r3
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f000 f8c1 	bl	8012d08 <MSC_BOT_DataIn>

  return USBD_OK;
 8012b86:	2300      	movs	r3, #0
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	3708      	adds	r7, #8
 8012b8c:	46bd      	mov	sp, r7
 8012b8e:	bd80      	pop	{r7, pc}

08012b90 <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012b90:	b580      	push	{r7, lr}
 8012b92:	b082      	sub	sp, #8
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
 8012b98:	460b      	mov	r3, r1
 8012b9a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8012b9c:	78fb      	ldrb	r3, [r7, #3]
 8012b9e:	4619      	mov	r1, r3
 8012ba0:	6878      	ldr	r0, [r7, #4]
 8012ba2:	f000 f8e3 	bl	8012d6c <MSC_BOT_DataOut>

  return USBD_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3708      	adds	r7, #8
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8012bb0:	b480      	push	{r7}
 8012bb2:	b083      	sub	sp, #12
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgHSDesc);
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	2220      	movs	r2, #32
 8012bbc:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 8012bbe:	4b03      	ldr	r3, [pc, #12]	; (8012bcc <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 8012bc0:	4618      	mov	r0, r3
 8012bc2:	370c      	adds	r7, #12
 8012bc4:	46bd      	mov	sp, r7
 8012bc6:	bc80      	pop	{r7}
 8012bc8:	4770      	bx	lr
 8012bca:	bf00      	nop
 8012bcc:	2000004c 	.word	0x2000004c

08012bd0 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8012bd0:	b480      	push	{r7}
 8012bd2:	b083      	sub	sp, #12
 8012bd4:	af00      	add	r7, sp, #0
 8012bd6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgFSDesc);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	2220      	movs	r2, #32
 8012bdc:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 8012bde:	4b03      	ldr	r3, [pc, #12]	; (8012bec <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8012be0:	4618      	mov	r0, r3
 8012be2:	370c      	adds	r7, #12
 8012be4:	46bd      	mov	sp, r7
 8012be6:	bc80      	pop	{r7}
 8012be8:	4770      	bx	lr
 8012bea:	bf00      	nop
 8012bec:	2000006c 	.word	0x2000006c

08012bf0 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012bf0:	b480      	push	{r7}
 8012bf2:	b083      	sub	sp, #12
 8012bf4:	af00      	add	r7, sp, #0
 8012bf6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	2220      	movs	r2, #32
 8012bfc:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 8012bfe:	4b03      	ldr	r3, [pc, #12]	; (8012c0c <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012c00:	4618      	mov	r0, r3
 8012c02:	370c      	adds	r7, #12
 8012c04:	46bd      	mov	sp, r7
 8012c06:	bc80      	pop	{r7}
 8012c08:	4770      	bx	lr
 8012c0a:	bf00      	nop
 8012c0c:	2000008c 	.word	0x2000008c

08012c10 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012c10:	b480      	push	{r7}
 8012c12:	b083      	sub	sp, #12
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_DeviceQualifierDesc);
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	220a      	movs	r2, #10
 8012c1c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8012c1e:	4b03      	ldr	r3, [pc, #12]	; (8012c2c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012c20:	4618      	mov	r0, r3
 8012c22:	370c      	adds	r7, #12
 8012c24:	46bd      	mov	sp, r7
 8012c26:	bc80      	pop	{r7}
 8012c28:	4770      	bx	lr
 8012c2a:	bf00      	nop
 8012c2c:	200000ac 	.word	0x200000ac

08012c30 <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev,
                                 USBD_StorageTypeDef *fops)
{
 8012c30:	b480      	push	{r7}
 8012c32:	b083      	sub	sp, #12
 8012c34:	af00      	add	r7, sp, #0
 8012c36:	6078      	str	r0, [r7, #4]
 8012c38:	6039      	str	r1, [r7, #0]
  if (fops != NULL)
 8012c3a:	683b      	ldr	r3, [r7, #0]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d003      	beq.n	8012c48 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	683a      	ldr	r2, [r7, #0]
 8012c44:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return USBD_OK;
 8012c48:	2300      	movs	r3, #0
}
 8012c4a:	4618      	mov	r0, r3
 8012c4c:	370c      	adds	r7, #12
 8012c4e:	46bd      	mov	sp, r7
 8012c50:	bc80      	pop	{r7}
 8012c52:	4770      	bx	lr

08012c54 <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef  *pdev)
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b084      	sub	sp, #16
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012c62:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	2200      	movs	r2, #0
 8012c68:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	2200      	movs	r2, #0
 8012c74:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  hmsc->scsi_sense_head = 0U;
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	2000      	movs	r0, #0
 8012c8a:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 8012c8c:	2101      	movs	r1, #1
 8012c8e:	6878      	ldr	r0, [r7, #4]
 8012c90:	f002 fb78 	bl	8015384 <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8012c94:	2181      	movs	r1, #129	; 0x81
 8012c96:	6878      	ldr	r0, [r7, #4]
 8012c98:	f002 fb74 	bl	8015384 <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8012ca2:	231f      	movs	r3, #31
 8012ca4:	2101      	movs	r1, #1
 8012ca6:	6878      	ldr	r0, [r7, #4]
 8012ca8:	f002 fc37 	bl	801551a <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8012cac:	bf00      	nop
 8012cae:	3710      	adds	r7, #16
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	bd80      	pop	{r7, pc}

08012cb4 <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef  *pdev)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b084      	sub	sp, #16
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012cc2:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	2201      	movs	r2, #1
 8012cce:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8012cd6:	231f      	movs	r3, #31
 8012cd8:	2101      	movs	r1, #1
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f002 fc1d 	bl	801551a <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8012ce0:	bf00      	nop
 8012ce2:	3710      	adds	r7, #16
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}

08012ce8 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8012ce8:	b480      	push	{r7}
 8012cea:	b085      	sub	sp, #20
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012cf6:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	721a      	strb	r2, [r3, #8]
}
 8012cfe:	bf00      	nop
 8012d00:	3714      	adds	r7, #20
 8012d02:	46bd      	mov	sp, r7
 8012d04:	bc80      	pop	{r7}
 8012d06:	4770      	bx	lr

08012d08 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef  *pdev,
                    uint8_t epnum)
{
 8012d08:	b580      	push	{r7, lr}
 8012d0a:	b084      	sub	sp, #16
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	6078      	str	r0, [r7, #4]
 8012d10:	460b      	mov	r3, r1
 8012d12:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012d1a:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	7a1b      	ldrb	r3, [r3, #8]
 8012d20:	2b02      	cmp	r3, #2
 8012d22:	d005      	beq.n	8012d30 <MSC_BOT_DataIn+0x28>
 8012d24:	2b02      	cmp	r3, #2
 8012d26:	db1a      	blt.n	8012d5e <MSC_BOT_DataIn+0x56>
 8012d28:	3b03      	subs	r3, #3
 8012d2a:	2b01      	cmp	r3, #1
 8012d2c:	d817      	bhi.n	8012d5e <MSC_BOT_DataIn+0x56>
 8012d2e:	e011      	b.n	8012d54 <MSC_BOT_DataIn+0x4c>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8012d3c:	461a      	mov	r2, r3
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	f000 f97a 	bl	8013038 <SCSI_ProcessCmd>
 8012d44:	4603      	mov	r3, r0
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	da0b      	bge.n	8012d62 <MSC_BOT_DataIn+0x5a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8012d4a:	2101      	movs	r1, #1
 8012d4c:	6878      	ldr	r0, [r7, #4]
 8012d4e:	f000 f8f1 	bl	8012f34 <MSC_BOT_SendCSW>
      }
      break;
 8012d52:	e006      	b.n	8012d62 <MSC_BOT_DataIn+0x5a>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8012d54:	2100      	movs	r1, #0
 8012d56:	6878      	ldr	r0, [r7, #4]
 8012d58:	f000 f8ec 	bl	8012f34 <MSC_BOT_SendCSW>
      break;
 8012d5c:	e002      	b.n	8012d64 <MSC_BOT_DataIn+0x5c>

    default:
      break;
 8012d5e:	bf00      	nop
 8012d60:	e000      	b.n	8012d64 <MSC_BOT_DataIn+0x5c>
      break;
 8012d62:	bf00      	nop
  }
}
 8012d64:	bf00      	nop
 8012d66:	3710      	adds	r7, #16
 8012d68:	46bd      	mov	sp, r7
 8012d6a:	bd80      	pop	{r7, pc}

08012d6c <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b084      	sub	sp, #16
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
 8012d74:	460b      	mov	r3, r1
 8012d76:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012d7e:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	7a1b      	ldrb	r3, [r3, #8]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d002      	beq.n	8012d8e <MSC_BOT_DataOut+0x22>
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	d004      	beq.n	8012d96 <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8012d8c:	e015      	b.n	8012dba <MSC_BOT_DataOut+0x4e>
      MSC_BOT_CBW_Decode(pdev);
 8012d8e:	6878      	ldr	r0, [r7, #4]
 8012d90:	f000 f818 	bl	8012dc4 <MSC_BOT_CBW_Decode>
      break;
 8012d94:	e011      	b.n	8012dba <MSC_BOT_DataOut+0x4e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8012da2:	461a      	mov	r2, r3
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f000 f947 	bl	8013038 <SCSI_ProcessCmd>
 8012daa:	4603      	mov	r3, r0
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	da03      	bge.n	8012db8 <MSC_BOT_DataOut+0x4c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8012db0:	2101      	movs	r1, #1
 8012db2:	6878      	ldr	r0, [r7, #4]
 8012db4:	f000 f8be 	bl	8012f34 <MSC_BOT_SendCSW>
      break;
 8012db8:	bf00      	nop
  }
}
 8012dba:	bf00      	nop
 8012dbc:	3710      	adds	r7, #16
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bd80      	pop	{r7, pc}
	...

08012dc4 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef  *pdev)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b084      	sub	sp, #16
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012dd2:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8012dec:	2101      	movs	r1, #1
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f002 fbb6 	bl	8015560 <USBD_LL_GetRxDataSize>
 8012df4:	4603      	mov	r3, r0
 8012df6:	2b1f      	cmp	r3, #31
 8012df8:	d114      	bne.n	8012e24 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8012e00:	4a32      	ldr	r2, [pc, #200]	; (8012ecc <MSC_BOT_CBW_Decode+0x108>)
 8012e02:	4293      	cmp	r3, r2
 8012e04:	d10e      	bne.n	8012e24 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) ||
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	f893 3219 	ldrb.w	r3, [r3, #537]	; 0x219
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8012e0c:	2b01      	cmp	r3, #1
 8012e0e:	d809      	bhi.n	8012e24 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
      (hmsc->cbw.bLUN > 1U) ||
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d004      	beq.n	8012e24 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8012e20:	2b10      	cmp	r3, #16
 8012e22:	d90e      	bls.n	8012e42 <MSC_BOT_CBW_Decode+0x7e>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8012e2a:	2320      	movs	r3, #32
 8012e2c:	2205      	movs	r2, #5
 8012e2e:	6878      	ldr	r0, [r7, #4]
 8012e30:	f000 fc48 	bl	80136c4 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	2202      	movs	r2, #2
 8012e38:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8012e3a:	6878      	ldr	r0, [r7, #4]
 8012e3c:	f000 f8a6 	bl	8012f8c <MSC_BOT_Abort>
 8012e40:	e041      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8012e4e:	461a      	mov	r2, r3
 8012e50:	6878      	ldr	r0, [r7, #4]
 8012e52:	f000 f8f1 	bl	8013038 <SCSI_ProcessCmd>
 8012e56:	4603      	mov	r3, r0
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	da0c      	bge.n	8012e76 <MSC_BOT_CBW_Decode+0xb2>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	7a1b      	ldrb	r3, [r3, #8]
 8012e60:	2b05      	cmp	r3, #5
 8012e62:	d104      	bne.n	8012e6e <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8012e64:	2101      	movs	r1, #1
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f000 f864 	bl	8012f34 <MSC_BOT_SendCSW>
 8012e6c:	e02b      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8012e6e:	6878      	ldr	r0, [r7, #4]
 8012e70:	f000 f88c 	bl	8012f8c <MSC_BOT_Abort>
 8012e74:	e027      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	7a1b      	ldrb	r3, [r3, #8]
 8012e7a:	2b02      	cmp	r3, #2
 8012e7c:	d022      	beq.n	8012ec4 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8012e82:	2b01      	cmp	r3, #1
 8012e84:	d01e      	beq.n	8012ec4 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8012e8a:	2b03      	cmp	r3, #3
 8012e8c:	d01a      	beq.n	8012ec4 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	895b      	ldrh	r3, [r3, #10]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d009      	beq.n	8012eaa <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	f103 010c 	add.w	r1, r3, #12
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	895b      	ldrh	r3, [r3, #10]
 8012ea0:	461a      	mov	r2, r3
 8012ea2:	6878      	ldr	r0, [r7, #4]
 8012ea4:	f000 f814 	bl	8012ed0 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8012ea8:	e00d      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 8012eaa:	68fb      	ldr	r3, [r7, #12]
 8012eac:	895b      	ldrh	r3, [r3, #10]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d104      	bne.n	8012ebc <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8012eb2:	2100      	movs	r1, #0
 8012eb4:	6878      	ldr	r0, [r7, #4]
 8012eb6:	f000 f83d 	bl	8012f34 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8012eba:	e004      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f000 f865 	bl	8012f8c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8012ec2:	e000      	b.n	8012ec6 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 8012ec4:	bf00      	nop
    }
  }
}
 8012ec6:	3710      	adds	r7, #16
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	bd80      	pop	{r7, pc}
 8012ecc:	43425355 	.word	0x43425355

08012ed0 <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                              uint16_t len)
{
 8012ed0:	b580      	push	{r7, lr}
 8012ed2:	b086      	sub	sp, #24
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	60f8      	str	r0, [r7, #12]
 8012ed8:	60b9      	str	r1, [r7, #8]
 8012eda:	4613      	mov	r3, r2
 8012edc:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ee4:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8012eec:	88fb      	ldrh	r3, [r7, #6]
 8012eee:	429a      	cmp	r2, r3
 8012ef0:	d204      	bcs.n	8012efc <MSC_BOT_SendData+0x2c>
 8012ef2:	697b      	ldr	r3, [r7, #20]
 8012ef4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012ef8:	b29b      	uxth	r3, r3
 8012efa:	e000      	b.n	8012efe <MSC_BOT_SendData+0x2e>
 8012efc:	88fb      	ldrh	r3, [r7, #6]
 8012efe:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 8012f00:	697b      	ldr	r3, [r7, #20]
 8012f02:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8012f06:	88fb      	ldrh	r3, [r7, #6]
 8012f08:	1ad2      	subs	r2, r2, r3
 8012f0a:	697b      	ldr	r3, [r7, #20]
 8012f0c:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8012f10:	697b      	ldr	r3, [r7, #20]
 8012f12:	2200      	movs	r2, #0
 8012f14:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8012f18:	697b      	ldr	r3, [r7, #20]
 8012f1a:	2204      	movs	r2, #4
 8012f1c:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8012f1e:	8a7b      	ldrh	r3, [r7, #18]
 8012f20:	68ba      	ldr	r2, [r7, #8]
 8012f22:	2181      	movs	r1, #129	; 0x81
 8012f24:	68f8      	ldr	r0, [r7, #12]
 8012f26:	f002 fad5 	bl	80154d4 <USBD_LL_Transmit>
}
 8012f2a:	bf00      	nop
 8012f2c:	3718      	adds	r7, #24
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	bd80      	pop	{r7, pc}
	...

08012f34 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef  *pdev,
                      uint8_t CSW_Status)
{
 8012f34:	b580      	push	{r7, lr}
 8012f36:	b084      	sub	sp, #16
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	6078      	str	r0, [r7, #4]
 8012f3c:	460b      	mov	r3, r1
 8012f3e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012f46:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	4a0f      	ldr	r2, [pc, #60]	; (8012f88 <MSC_BOT_SendCSW+0x54>)
 8012f4c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hmsc->csw.bStatus = CSW_Status;
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	78fa      	ldrb	r2, [r7, #3]
 8012f54:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_IDLE;
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	f503 720b 	add.w	r2, r3, #556	; 0x22c
 8012f64:	230d      	movs	r3, #13
 8012f66:	2181      	movs	r1, #129	; 0x81
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f002 fab3 	bl	80154d4 <USBD_LL_Transmit>
                   USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8012f74:	231f      	movs	r3, #31
 8012f76:	2101      	movs	r1, #1
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f002 face 	bl	801551a <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8012f7e:	bf00      	nop
 8012f80:	3710      	adds	r7, #16
 8012f82:	46bd      	mov	sp, r7
 8012f84:	bd80      	pop	{r7, pc}
 8012f86:	bf00      	nop
 8012f88:	53425355 	.word	0x53425355

08012f8c <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef  *pdev)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012f9a:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d10c      	bne.n	8012fc0 <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  if ((hmsc->cbw.bmFlags == 0U) &&
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d007      	beq.n	8012fc0 <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d103      	bne.n	8012fc0 <MSC_BOT_Abort+0x34>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8012fb8:	2101      	movs	r1, #1
 8012fba:	6878      	ldr	r0, [r7, #4]
 8012fbc:	f002 fa01 	bl	80153c2 <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8012fc0:	2181      	movs	r1, #129	; 0x81
 8012fc2:	6878      	ldr	r0, [r7, #4]
 8012fc4:	f002 f9fd 	bl	80153c2 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	7a5b      	ldrb	r3, [r3, #9]
 8012fcc:	2b02      	cmp	r3, #2
 8012fce:	d107      	bne.n	8012fe0 <MSC_BOT_Abort+0x54>
  {
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8012fd6:	231f      	movs	r3, #31
 8012fd8:	2101      	movs	r1, #1
 8012fda:	6878      	ldr	r0, [r7, #4]
 8012fdc:	f002 fa9d 	bl	801551a <USBD_LL_PrepareReceive>
                           USBD_BOT_CBW_LENGTH);
  }
}
 8012fe0:	bf00      	nop
 8012fe2:	3710      	adds	r7, #16
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	bd80      	pop	{r7, pc}

08012fe8 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b084      	sub	sp, #16
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
 8012ff0:	460b      	mov	r3, r1
 8012ff2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ffa:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	7a5b      	ldrb	r3, [r3, #9]
 8013000:	2b02      	cmp	r3, #2
 8013002:	d107      	bne.n	8013014 <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8013004:	2181      	movs	r1, #129	; 0x81
 8013006:	6878      	ldr	r0, [r7, #4]
 8013008:	f002 f9db 	bl	80153c2 <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	2200      	movs	r2, #0
 8013010:	725a      	strb	r2, [r3, #9]
 8013012:	e00d      	b.n	8013030 <MSC_BOT_CplClrFeature+0x48>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8013014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013018:	2b00      	cmp	r3, #0
 801301a:	da08      	bge.n	801302e <MSC_BOT_CplClrFeature+0x46>
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	7a5b      	ldrb	r3, [r3, #9]
 8013020:	2b01      	cmp	r3, #1
 8013022:	d004      	beq.n	801302e <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8013024:	2101      	movs	r1, #1
 8013026:	6878      	ldr	r0, [r7, #4]
 8013028:	f7ff ff84 	bl	8012f34 <MSC_BOT_SendCSW>
 801302c:	e000      	b.n	8013030 <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 801302e:	bf00      	nop
  }
}
 8013030:	3710      	adds	r7, #16
 8013032:	46bd      	mov	sp, r7
 8013034:	bd80      	pop	{r7, pc}
	...

08013038 <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b084      	sub	sp, #16
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	460b      	mov	r3, r1
 8013042:	607a      	str	r2, [r7, #4]
 8013044:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	781b      	ldrb	r3, [r3, #0]
 801304a:	2b5a      	cmp	r3, #90	; 0x5a
 801304c:	f200 810e 	bhi.w	801326c <SCSI_ProcessCmd+0x234>
 8013050:	a201      	add	r2, pc, #4	; (adr r2, 8013058 <SCSI_ProcessCmd+0x20>)
 8013052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013056:	bf00      	nop
 8013058:	080131c5 	.word	0x080131c5
 801305c:	0801326d 	.word	0x0801326d
 8013060:	0801326d 	.word	0x0801326d
 8013064:	080131d3 	.word	0x080131d3
 8013068:	0801326d 	.word	0x0801326d
 801306c:	0801326d 	.word	0x0801326d
 8013070:	0801326d 	.word	0x0801326d
 8013074:	0801326d 	.word	0x0801326d
 8013078:	0801326d 	.word	0x0801326d
 801307c:	0801326d 	.word	0x0801326d
 8013080:	0801326d 	.word	0x0801326d
 8013084:	0801326d 	.word	0x0801326d
 8013088:	0801326d 	.word	0x0801326d
 801308c:	0801326d 	.word	0x0801326d
 8013090:	0801326d 	.word	0x0801326d
 8013094:	0801326d 	.word	0x0801326d
 8013098:	0801326d 	.word	0x0801326d
 801309c:	0801326d 	.word	0x0801326d
 80130a0:	080131e1 	.word	0x080131e1
 80130a4:	0801326d 	.word	0x0801326d
 80130a8:	0801326d 	.word	0x0801326d
 80130ac:	0801326d 	.word	0x0801326d
 80130b0:	0801326d 	.word	0x0801326d
 80130b4:	0801326d 	.word	0x0801326d
 80130b8:	0801326d 	.word	0x0801326d
 80130bc:	0801326d 	.word	0x0801326d
 80130c0:	0801320b 	.word	0x0801320b
 80130c4:	080131ef 	.word	0x080131ef
 80130c8:	0801326d 	.word	0x0801326d
 80130cc:	0801326d 	.word	0x0801326d
 80130d0:	080131fd 	.word	0x080131fd
 80130d4:	0801326d 	.word	0x0801326d
 80130d8:	0801326d 	.word	0x0801326d
 80130dc:	0801326d 	.word	0x0801326d
 80130e0:	0801326d 	.word	0x0801326d
 80130e4:	08013227 	.word	0x08013227
 80130e8:	0801326d 	.word	0x0801326d
 80130ec:	08013235 	.word	0x08013235
 80130f0:	0801326d 	.word	0x0801326d
 80130f4:	0801326d 	.word	0x0801326d
 80130f8:	08013243 	.word	0x08013243
 80130fc:	0801326d 	.word	0x0801326d
 8013100:	08013251 	.word	0x08013251
 8013104:	0801326d 	.word	0x0801326d
 8013108:	0801326d 	.word	0x0801326d
 801310c:	0801326d 	.word	0x0801326d
 8013110:	0801326d 	.word	0x0801326d
 8013114:	0801325f 	.word	0x0801325f
 8013118:	0801326d 	.word	0x0801326d
 801311c:	0801326d 	.word	0x0801326d
 8013120:	0801326d 	.word	0x0801326d
 8013124:	0801326d 	.word	0x0801326d
 8013128:	0801326d 	.word	0x0801326d
 801312c:	0801326d 	.word	0x0801326d
 8013130:	0801326d 	.word	0x0801326d
 8013134:	0801326d 	.word	0x0801326d
 8013138:	0801326d 	.word	0x0801326d
 801313c:	0801326d 	.word	0x0801326d
 8013140:	0801326d 	.word	0x0801326d
 8013144:	0801326d 	.word	0x0801326d
 8013148:	0801326d 	.word	0x0801326d
 801314c:	0801326d 	.word	0x0801326d
 8013150:	0801326d 	.word	0x0801326d
 8013154:	0801326d 	.word	0x0801326d
 8013158:	0801326d 	.word	0x0801326d
 801315c:	0801326d 	.word	0x0801326d
 8013160:	0801326d 	.word	0x0801326d
 8013164:	0801326d 	.word	0x0801326d
 8013168:	0801326d 	.word	0x0801326d
 801316c:	0801326d 	.word	0x0801326d
 8013170:	0801326d 	.word	0x0801326d
 8013174:	0801326d 	.word	0x0801326d
 8013178:	0801326d 	.word	0x0801326d
 801317c:	0801326d 	.word	0x0801326d
 8013180:	0801326d 	.word	0x0801326d
 8013184:	0801326d 	.word	0x0801326d
 8013188:	0801326d 	.word	0x0801326d
 801318c:	0801326d 	.word	0x0801326d
 8013190:	0801326d 	.word	0x0801326d
 8013194:	0801326d 	.word	0x0801326d
 8013198:	0801326d 	.word	0x0801326d
 801319c:	0801326d 	.word	0x0801326d
 80131a0:	0801326d 	.word	0x0801326d
 80131a4:	0801326d 	.word	0x0801326d
 80131a8:	0801326d 	.word	0x0801326d
 80131ac:	0801326d 	.word	0x0801326d
 80131b0:	0801326d 	.word	0x0801326d
 80131b4:	0801326d 	.word	0x0801326d
 80131b8:	0801326d 	.word	0x0801326d
 80131bc:	0801326d 	.word	0x0801326d
 80131c0:	08013219 	.word	0x08013219
  {
    case SCSI_TEST_UNIT_READY:
      SCSI_TestUnitReady(pdev, lun, cmd);
 80131c4:	7afb      	ldrb	r3, [r7, #11]
 80131c6:	687a      	ldr	r2, [r7, #4]
 80131c8:	4619      	mov	r1, r3
 80131ca:	68f8      	ldr	r0, [r7, #12]
 80131cc:	f000 f85c 	bl	8013288 <SCSI_TestUnitReady>
      break;
 80131d0:	e055      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_REQUEST_SENSE:
      SCSI_RequestSense(pdev, lun, cmd);
 80131d2:	7afb      	ldrb	r3, [r7, #11]
 80131d4:	687a      	ldr	r2, [r7, #4]
 80131d6:	4619      	mov	r1, r3
 80131d8:	68f8      	ldr	r0, [r7, #12]
 80131da:	f000 fa09 	bl	80135f0 <SCSI_RequestSense>
      break;
 80131de:	e04e      	b.n	801327e <SCSI_ProcessCmd+0x246>
    case SCSI_INQUIRY:
      SCSI_Inquiry(pdev, lun, cmd);
 80131e0:	7afb      	ldrb	r3, [r7, #11]
 80131e2:	687a      	ldr	r2, [r7, #4]
 80131e4:	4619      	mov	r1, r3
 80131e6:	68f8      	ldr	r0, [r7, #12]
 80131e8:	f000 f888 	bl	80132fc <SCSI_Inquiry>
      break;
 80131ec:	e047      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_START_STOP_UNIT:
      SCSI_StartStopUnit(pdev, lun, cmd);
 80131ee:	7afb      	ldrb	r3, [r7, #11]
 80131f0:	687a      	ldr	r2, [r7, #4]
 80131f2:	4619      	mov	r1, r3
 80131f4:	68f8      	ldr	r0, [r7, #12]
 80131f6:	f000 fa9e 	bl	8013736 <SCSI_StartStopUnit>
      break;
 80131fa:	e040      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      SCSI_StartStopUnit(pdev, lun, cmd);
 80131fc:	7afb      	ldrb	r3, [r7, #11]
 80131fe:	687a      	ldr	r2, [r7, #4]
 8013200:	4619      	mov	r1, r3
 8013202:	68f8      	ldr	r0, [r7, #12]
 8013204:	f000 fa97 	bl	8013736 <SCSI_StartStopUnit>
      break;
 8013208:	e039      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE6:
      SCSI_ModeSense6(pdev, lun, cmd);
 801320a:	7afb      	ldrb	r3, [r7, #11]
 801320c:	687a      	ldr	r2, [r7, #4]
 801320e:	4619      	mov	r1, r3
 8013210:	68f8      	ldr	r0, [r7, #12]
 8013212:	f000 f99d 	bl	8013550 <SCSI_ModeSense6>
      break;
 8013216:	e032      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE10:
      SCSI_ModeSense10(pdev, lun, cmd);
 8013218:	7afb      	ldrb	r3, [r7, #11]
 801321a:	687a      	ldr	r2, [r7, #4]
 801321c:	4619      	mov	r1, r3
 801321e:	68f8      	ldr	r0, [r7, #12]
 8013220:	f000 f9be 	bl	80135a0 <SCSI_ModeSense10>
      break;
 8013224:	e02b      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_READ_FORMAT_CAPACITIES:
      SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8013226:	7afb      	ldrb	r3, [r7, #11]
 8013228:	687a      	ldr	r2, [r7, #4]
 801322a:	4619      	mov	r1, r3
 801322c:	68f8      	ldr	r0, [r7, #12]
 801322e:	f000 f92a 	bl	8013486 <SCSI_ReadFormatCapacity>
      break;
 8013232:	e024      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_READ_CAPACITY10:
      SCSI_ReadCapacity10(pdev, lun, cmd);
 8013234:	7afb      	ldrb	r3, [r7, #11]
 8013236:	687a      	ldr	r2, [r7, #4]
 8013238:	4619      	mov	r1, r3
 801323a:	68f8      	ldr	r0, [r7, #12]
 801323c:	f000 f8bc 	bl	80133b8 <SCSI_ReadCapacity10>
      break;
 8013240:	e01d      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_READ10:
      SCSI_Read10(pdev, lun, cmd);
 8013242:	7afb      	ldrb	r3, [r7, #11]
 8013244:	687a      	ldr	r2, [r7, #4]
 8013246:	4619      	mov	r1, r3
 8013248:	68f8      	ldr	r0, [r7, #12]
 801324a:	f000 fa88 	bl	801375e <SCSI_Read10>
      break;
 801324e:	e016      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_WRITE10:
      SCSI_Write10(pdev, lun, cmd);
 8013250:	7afb      	ldrb	r3, [r7, #11]
 8013252:	687a      	ldr	r2, [r7, #4]
 8013254:	4619      	mov	r1, r3
 8013256:	68f8      	ldr	r0, [r7, #12]
 8013258:	f000 fb0d 	bl	8013876 <SCSI_Write10>
      break;
 801325c:	e00f      	b.n	801327e <SCSI_ProcessCmd+0x246>

    case SCSI_VERIFY10:
      SCSI_Verify10(pdev, lun, cmd);
 801325e:	7afb      	ldrb	r3, [r7, #11]
 8013260:	687a      	ldr	r2, [r7, #4]
 8013262:	4619      	mov	r1, r3
 8013264:	68f8      	ldr	r0, [r7, #12]
 8013266:	f000 fbb6 	bl	80139d6 <SCSI_Verify10>
      break;
 801326a:	e008      	b.n	801327e <SCSI_ProcessCmd+0x246>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 801326c:	7af9      	ldrb	r1, [r7, #11]
 801326e:	2320      	movs	r3, #32
 8013270:	2205      	movs	r2, #5
 8013272:	68f8      	ldr	r0, [r7, #12]
 8013274:	f000 fa26 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 8013278:	f04f 33ff 	mov.w	r3, #4294967295
 801327c:	e000      	b.n	8013280 <SCSI_ProcessCmd+0x248>
  }

  return 0;
 801327e:	2300      	movs	r3, #0
}
 8013280:	4618      	mov	r0, r3
 8013282:	3710      	adds	r7, #16
 8013284:	46bd      	mov	sp, r7
 8013286:	bd80      	pop	{r7, pc}

08013288 <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b086      	sub	sp, #24
 801328c:	af00      	add	r7, sp, #0
 801328e:	60f8      	str	r0, [r7, #12]
 8013290:	460b      	mov	r3, r1
 8013292:	607a      	str	r2, [r7, #4]
 8013294:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801329c:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 801329e:	697b      	ldr	r3, [r7, #20]
 80132a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d00a      	beq.n	80132be <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80132a8:	697b      	ldr	r3, [r7, #20]
 80132aa:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 80132ae:	2320      	movs	r3, #32
 80132b0:	2205      	movs	r2, #5
 80132b2:	68f8      	ldr	r0, [r7, #12]
 80132b4:	f000 fa06 	bl	80136c4 <SCSI_SenseCode>

    return -1;
 80132b8:	f04f 33ff 	mov.w	r3, #4294967295
 80132bc:	e019      	b.n	80132f2 <SCSI_TestUnitReady+0x6a>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80132c4:	689b      	ldr	r3, [r3, #8]
 80132c6:	7afa      	ldrb	r2, [r7, #11]
 80132c8:	4610      	mov	r0, r2
 80132ca:	4798      	blx	r3
 80132cc:	4603      	mov	r3, r0
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d00b      	beq.n	80132ea <SCSI_TestUnitReady+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80132d2:	7af9      	ldrb	r1, [r7, #11]
 80132d4:	233a      	movs	r3, #58	; 0x3a
 80132d6:	2202      	movs	r2, #2
 80132d8:	68f8      	ldr	r0, [r7, #12]
 80132da:	f000 f9f3 	bl	80136c4 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80132de:	697b      	ldr	r3, [r7, #20]
 80132e0:	2205      	movs	r2, #5
 80132e2:	721a      	strb	r2, [r3, #8]

    return -1;
 80132e4:	f04f 33ff 	mov.w	r3, #4294967295
 80132e8:	e003      	b.n	80132f2 <SCSI_TestUnitReady+0x6a>
  }
  hmsc->bot_data_length = 0U;
 80132ea:	697b      	ldr	r3, [r7, #20]
 80132ec:	2200      	movs	r2, #0
 80132ee:	815a      	strh	r2, [r3, #10]

  return 0;
 80132f0:	2300      	movs	r3, #0
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	3718      	adds	r7, #24
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}
	...

080132fc <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80132fc:	b480      	push	{r7}
 80132fe:	b089      	sub	sp, #36	; 0x24
 8013300:	af00      	add	r7, sp, #0
 8013302:	60f8      	str	r0, [r7, #12]
 8013304:	460b      	mov	r3, r1
 8013306:	607a      	str	r2, [r7, #4]
 8013308:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013310:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	3301      	adds	r3, #1
 8013316:	781b      	ldrb	r3, [r3, #0]
 8013318:	f003 0301 	and.w	r3, r3, #1
 801331c:	2b00      	cmp	r3, #0
 801331e:	d014      	beq.n	801334a <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 8013320:	2307      	movs	r3, #7
 8013322:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 8013324:	69bb      	ldr	r3, [r7, #24]
 8013326:	8bfa      	ldrh	r2, [r7, #30]
 8013328:	815a      	strh	r2, [r3, #10]

    while (len)
 801332a:	e00a      	b.n	8013342 <SCSI_Inquiry+0x46>
    {
      len--;
 801332c:	8bfb      	ldrh	r3, [r7, #30]
 801332e:	3b01      	subs	r3, #1
 8013330:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 8013332:	8bfa      	ldrh	r2, [r7, #30]
 8013334:	8bfb      	ldrh	r3, [r7, #30]
 8013336:	491f      	ldr	r1, [pc, #124]	; (80133b4 <SCSI_Inquiry+0xb8>)
 8013338:	5c89      	ldrb	r1, [r1, r2]
 801333a:	69ba      	ldr	r2, [r7, #24]
 801333c:	4413      	add	r3, r2
 801333e:	460a      	mov	r2, r1
 8013340:	731a      	strb	r2, [r3, #12]
    while (len)
 8013342:	8bfb      	ldrh	r3, [r7, #30]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d1f1      	bne.n	801332c <SCSI_Inquiry+0x30>
 8013348:	e02e      	b.n	80133a8 <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *) & ((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013350:	69d9      	ldr	r1, [r3, #28]
 8013352:	7afa      	ldrb	r2, [r7, #11]
 8013354:	4613      	mov	r3, r2
 8013356:	00db      	lsls	r3, r3, #3
 8013358:	4413      	add	r3, r2
 801335a:	009b      	lsls	r3, r3, #2
 801335c:	440b      	add	r3, r1
 801335e:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8013360:	697b      	ldr	r3, [r7, #20]
 8013362:	3304      	adds	r3, #4
 8013364:	781b      	ldrb	r3, [r3, #0]
 8013366:	b29b      	uxth	r3, r3
 8013368:	3305      	adds	r3, #5
 801336a:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	3304      	adds	r3, #4
 8013370:	781b      	ldrb	r3, [r3, #0]
 8013372:	b29b      	uxth	r3, r3
 8013374:	8bfa      	ldrh	r2, [r7, #30]
 8013376:	429a      	cmp	r2, r3
 8013378:	d303      	bcc.n	8013382 <SCSI_Inquiry+0x86>
    {
      len = params[4];
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	3304      	adds	r3, #4
 801337e:	781b      	ldrb	r3, [r3, #0]
 8013380:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 8013382:	69bb      	ldr	r3, [r7, #24]
 8013384:	8bfa      	ldrh	r2, [r7, #30]
 8013386:	815a      	strh	r2, [r3, #10]

    while (len)
 8013388:	e00b      	b.n	80133a2 <SCSI_Inquiry+0xa6>
    {
      len--;
 801338a:	8bfb      	ldrh	r3, [r7, #30]
 801338c:	3b01      	subs	r3, #1
 801338e:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 8013390:	8bfb      	ldrh	r3, [r7, #30]
 8013392:	697a      	ldr	r2, [r7, #20]
 8013394:	441a      	add	r2, r3
 8013396:	8bfb      	ldrh	r3, [r7, #30]
 8013398:	7811      	ldrb	r1, [r2, #0]
 801339a:	69ba      	ldr	r2, [r7, #24]
 801339c:	4413      	add	r3, r2
 801339e:	460a      	mov	r2, r1
 80133a0:	731a      	strb	r2, [r3, #12]
    while (len)
 80133a2:	8bfb      	ldrh	r3, [r7, #30]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d1f0      	bne.n	801338a <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 80133a8:	2300      	movs	r3, #0
}
 80133aa:	4618      	mov	r0, r3
 80133ac:	3724      	adds	r7, #36	; 0x24
 80133ae:	46bd      	mov	sp, r7
 80133b0:	bc80      	pop	{r7}
 80133b2:	4770      	bx	lr
 80133b4:	08015780 	.word	0x08015780

080133b8 <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80133b8:	b580      	push	{r7, lr}
 80133ba:	b086      	sub	sp, #24
 80133bc:	af00      	add	r7, sp, #0
 80133be:	60f8      	str	r0, [r7, #12]
 80133c0:	460b      	mov	r3, r1
 80133c2:	607a      	str	r2, [r7, #4]
 80133c4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133cc:	617b      	str	r3, [r7, #20]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80133d4:	685b      	ldr	r3, [r3, #4]
 80133d6:	697a      	ldr	r2, [r7, #20]
 80133d8:	f502 7118 	add.w	r1, r2, #608	; 0x260
 80133dc:	697a      	ldr	r2, [r7, #20]
 80133de:	f202 225e 	addw	r2, r2, #606	; 0x25e
 80133e2:	7af8      	ldrb	r0, [r7, #11]
 80133e4:	4798      	blx	r3
 80133e6:	4603      	mov	r3, r0
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d008      	beq.n	80133fe <SCSI_ReadCapacity10+0x46>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80133ec:	7af9      	ldrb	r1, [r7, #11]
 80133ee:	233a      	movs	r3, #58	; 0x3a
 80133f0:	2202      	movs	r2, #2
 80133f2:	68f8      	ldr	r0, [r7, #12]
 80133f4:	f000 f966 	bl	80136c4 <SCSI_SenseCode>
    return -1;
 80133f8:	f04f 33ff 	mov.w	r3, #4294967295
 80133fc:	e03f      	b.n	801347e <SCSI_ReadCapacity10+0xc6>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80133fe:	697b      	ldr	r3, [r7, #20]
 8013400:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8013404:	3b01      	subs	r3, #1
 8013406:	0e1b      	lsrs	r3, r3, #24
 8013408:	b2da      	uxtb	r2, r3
 801340a:	697b      	ldr	r3, [r7, #20]
 801340c:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 801340e:	697b      	ldr	r3, [r7, #20]
 8013410:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8013414:	3b01      	subs	r3, #1
 8013416:	0c1b      	lsrs	r3, r3, #16
 8013418:	b2da      	uxtb	r2, r3
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 801341e:	697b      	ldr	r3, [r7, #20]
 8013420:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8013424:	3b01      	subs	r3, #1
 8013426:	0a1b      	lsrs	r3, r3, #8
 8013428:	b2da      	uxtb	r2, r3
 801342a:	697b      	ldr	r3, [r7, #20]
 801342c:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8013434:	b2db      	uxtb	r3, r3
 8013436:	3b01      	subs	r3, #1
 8013438:	b2da      	uxtb	r2, r3
 801343a:	697b      	ldr	r3, [r7, #20]
 801343c:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 801343e:	697b      	ldr	r3, [r7, #20]
 8013440:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013444:	161b      	asrs	r3, r3, #24
 8013446:	b2da      	uxtb	r2, r3
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013452:	141b      	asrs	r3, r3, #16
 8013454:	b2da      	uxtb	r2, r3
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 801345a:	697b      	ldr	r3, [r7, #20]
 801345c:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013460:	0a1b      	lsrs	r3, r3, #8
 8013462:	b29b      	uxth	r3, r3
 8013464:	b2da      	uxtb	r2, r3
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 801346a:	697b      	ldr	r3, [r7, #20]
 801346c:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013470:	b2da      	uxtb	r2, r3
 8013472:	697b      	ldr	r3, [r7, #20]
 8013474:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 8013476:	697b      	ldr	r3, [r7, #20]
 8013478:	2208      	movs	r2, #8
 801347a:	815a      	strh	r2, [r3, #10]
    return 0;
 801347c:	2300      	movs	r3, #0
  }
}
 801347e:	4618      	mov	r0, r3
 8013480:	3718      	adds	r7, #24
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}

08013486 <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8013486:	b580      	push	{r7, lr}
 8013488:	b088      	sub	sp, #32
 801348a:	af00      	add	r7, sp, #0
 801348c:	60f8      	str	r0, [r7, #12]
 801348e:	460b      	mov	r3, r1
 8013490:	607a      	str	r2, [r7, #4]
 8013492:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801349a:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for (i = 0U; i < 12U ; i++)
 801349c:	2300      	movs	r3, #0
 801349e:	83fb      	strh	r3, [r7, #30]
 80134a0:	e007      	b.n	80134b2 <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 80134a2:	8bfb      	ldrh	r3, [r7, #30]
 80134a4:	69ba      	ldr	r2, [r7, #24]
 80134a6:	4413      	add	r3, r2
 80134a8:	2200      	movs	r2, #0
 80134aa:	731a      	strb	r2, [r3, #12]
  for (i = 0U; i < 12U ; i++)
 80134ac:	8bfb      	ldrh	r3, [r7, #30]
 80134ae:	3301      	adds	r3, #1
 80134b0:	83fb      	strh	r3, [r7, #30]
 80134b2:	8bfb      	ldrh	r3, [r7, #30]
 80134b4:	2b0b      	cmp	r3, #11
 80134b6:	d9f4      	bls.n	80134a2 <SCSI_ReadFormatCapacity+0x1c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80134be:	685b      	ldr	r3, [r3, #4]
 80134c0:	f107 0216 	add.w	r2, r7, #22
 80134c4:	f107 0110 	add.w	r1, r7, #16
 80134c8:	7af8      	ldrb	r0, [r7, #11]
 80134ca:	4798      	blx	r3
 80134cc:	4603      	mov	r3, r0
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d008      	beq.n	80134e4 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80134d2:	7af9      	ldrb	r1, [r7, #11]
 80134d4:	233a      	movs	r3, #58	; 0x3a
 80134d6:	2202      	movs	r2, #2
 80134d8:	68f8      	ldr	r0, [r7, #12]
 80134da:	f000 f8f3 	bl	80136c4 <SCSI_SenseCode>
    return -1;
 80134de:	f04f 33ff 	mov.w	r3, #4294967295
 80134e2:	e030      	b.n	8013546 <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 80134e4:	69bb      	ldr	r3, [r7, #24]
 80134e6:	2208      	movs	r2, #8
 80134e8:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 80134ea:	693b      	ldr	r3, [r7, #16]
 80134ec:	3b01      	subs	r3, #1
 80134ee:	0e1b      	lsrs	r3, r3, #24
 80134f0:	b2da      	uxtb	r2, r3
 80134f2:	69bb      	ldr	r3, [r7, #24]
 80134f4:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 80134f6:	693b      	ldr	r3, [r7, #16]
 80134f8:	3b01      	subs	r3, #1
 80134fa:	0c1b      	lsrs	r3, r3, #16
 80134fc:	b2da      	uxtb	r2, r3
 80134fe:	69bb      	ldr	r3, [r7, #24]
 8013500:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8013502:	693b      	ldr	r3, [r7, #16]
 8013504:	3b01      	subs	r3, #1
 8013506:	0a1b      	lsrs	r3, r3, #8
 8013508:	b2da      	uxtb	r2, r3
 801350a:	69bb      	ldr	r3, [r7, #24]
 801350c:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 801350e:	693b      	ldr	r3, [r7, #16]
 8013510:	b2db      	uxtb	r3, r3
 8013512:	3b01      	subs	r3, #1
 8013514:	b2da      	uxtb	r2, r3
 8013516:	69bb      	ldr	r3, [r7, #24]
 8013518:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 801351a:	69bb      	ldr	r3, [r7, #24]
 801351c:	2202      	movs	r2, #2
 801351e:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8013520:	8afb      	ldrh	r3, [r7, #22]
 8013522:	141b      	asrs	r3, r3, #16
 8013524:	b2da      	uxtb	r2, r3
 8013526:	69bb      	ldr	r3, [r7, #24]
 8013528:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 801352a:	8afb      	ldrh	r3, [r7, #22]
 801352c:	0a1b      	lsrs	r3, r3, #8
 801352e:	b29b      	uxth	r3, r3
 8013530:	b2da      	uxtb	r2, r3
 8013532:	69bb      	ldr	r3, [r7, #24]
 8013534:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 8013536:	8afb      	ldrh	r3, [r7, #22]
 8013538:	b2da      	uxtb	r2, r3
 801353a:	69bb      	ldr	r3, [r7, #24]
 801353c:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 801353e:	69bb      	ldr	r3, [r7, #24]
 8013540:	220c      	movs	r2, #12
 8013542:	815a      	strh	r2, [r3, #10]
    return 0;
 8013544:	2300      	movs	r3, #0
  }
}
 8013546:	4618      	mov	r0, r3
 8013548:	3720      	adds	r7, #32
 801354a:	46bd      	mov	sp, r7
 801354c:	bd80      	pop	{r7, pc}
	...

08013550 <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8013550:	b480      	push	{r7}
 8013552:	b087      	sub	sp, #28
 8013554:	af00      	add	r7, sp, #0
 8013556:	60f8      	str	r0, [r7, #12]
 8013558:	460b      	mov	r3, r1
 801355a:	607a      	str	r2, [r7, #4]
 801355c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013564:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 8013566:	2308      	movs	r3, #8
 8013568:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 801356a:	693b      	ldr	r3, [r7, #16]
 801356c:	8afa      	ldrh	r2, [r7, #22]
 801356e:	815a      	strh	r2, [r3, #10]

  while (len)
 8013570:	e00a      	b.n	8013588 <SCSI_ModeSense6+0x38>
  {
    len--;
 8013572:	8afb      	ldrh	r3, [r7, #22]
 8013574:	3b01      	subs	r3, #1
 8013576:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 8013578:	8afa      	ldrh	r2, [r7, #22]
 801357a:	8afb      	ldrh	r3, [r7, #22]
 801357c:	4907      	ldr	r1, [pc, #28]	; (801359c <SCSI_ModeSense6+0x4c>)
 801357e:	5c89      	ldrb	r1, [r1, r2]
 8013580:	693a      	ldr	r2, [r7, #16]
 8013582:	4413      	add	r3, r2
 8013584:	460a      	mov	r2, r1
 8013586:	731a      	strb	r2, [r3, #12]
  while (len)
 8013588:	8afb      	ldrh	r3, [r7, #22]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d1f1      	bne.n	8013572 <SCSI_ModeSense6+0x22>
  }
  return 0;
 801358e:	2300      	movs	r3, #0
}
 8013590:	4618      	mov	r0, r3
 8013592:	371c      	adds	r7, #28
 8013594:	46bd      	mov	sp, r7
 8013596:	bc80      	pop	{r7}
 8013598:	4770      	bx	lr
 801359a:	bf00      	nop
 801359c:	08015788 	.word	0x08015788

080135a0 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80135a0:	b480      	push	{r7}
 80135a2:	b087      	sub	sp, #28
 80135a4:	af00      	add	r7, sp, #0
 80135a6:	60f8      	str	r0, [r7, #12]
 80135a8:	460b      	mov	r3, r1
 80135aa:	607a      	str	r2, [r7, #4]
 80135ac:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 80135ae:	2308      	movs	r3, #8
 80135b0:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80135b8:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 80135ba:	693b      	ldr	r3, [r7, #16]
 80135bc:	8afa      	ldrh	r2, [r7, #22]
 80135be:	815a      	strh	r2, [r3, #10]

  while (len)
 80135c0:	e00a      	b.n	80135d8 <SCSI_ModeSense10+0x38>
  {
    len--;
 80135c2:	8afb      	ldrh	r3, [r7, #22]
 80135c4:	3b01      	subs	r3, #1
 80135c6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 80135c8:	8afa      	ldrh	r2, [r7, #22]
 80135ca:	8afb      	ldrh	r3, [r7, #22]
 80135cc:	4907      	ldr	r1, [pc, #28]	; (80135ec <SCSI_ModeSense10+0x4c>)
 80135ce:	5c89      	ldrb	r1, [r1, r2]
 80135d0:	693a      	ldr	r2, [r7, #16]
 80135d2:	4413      	add	r3, r2
 80135d4:	460a      	mov	r2, r1
 80135d6:	731a      	strb	r2, [r3, #12]
  while (len)
 80135d8:	8afb      	ldrh	r3, [r7, #22]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d1f1      	bne.n	80135c2 <SCSI_ModeSense10+0x22>
  }

  return 0;
 80135de:	2300      	movs	r3, #0
}
 80135e0:	4618      	mov	r0, r3
 80135e2:	371c      	adds	r7, #28
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bc80      	pop	{r7}
 80135e8:	4770      	bx	lr
 80135ea:	bf00      	nop
 80135ec:	08015790 	.word	0x08015790

080135f0 <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80135f0:	b480      	push	{r7}
 80135f2:	b087      	sub	sp, #28
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	60f8      	str	r0, [r7, #12]
 80135f8:	460b      	mov	r3, r1
 80135fa:	607a      	str	r2, [r7, #4]
 80135fc:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013604:	613b      	str	r3, [r7, #16]

  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 8013606:	2300      	movs	r3, #0
 8013608:	75fb      	strb	r3, [r7, #23]
 801360a:	e007      	b.n	801361c <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 801360c:	7dfb      	ldrb	r3, [r7, #23]
 801360e:	693a      	ldr	r2, [r7, #16]
 8013610:	4413      	add	r3, r2
 8013612:	2200      	movs	r2, #0
 8013614:	731a      	strb	r2, [r3, #12]
  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 8013616:	7dfb      	ldrb	r3, [r7, #23]
 8013618:	3301      	adds	r3, #1
 801361a:	75fb      	strb	r3, [r7, #23]
 801361c:	7dfb      	ldrb	r3, [r7, #23]
 801361e:	2b11      	cmp	r3, #17
 8013620:	d9f4      	bls.n	801360c <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0] = 0x70U;
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	2270      	movs	r2, #112	; 0x70
 8013626:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8013628:	693b      	ldr	r3, [r7, #16]
 801362a:	220c      	movs	r2, #12
 801362c:	74da      	strb	r2, [r3, #19]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 801362e:	693b      	ldr	r3, [r7, #16]
 8013630:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 8013634:	693b      	ldr	r3, [r7, #16]
 8013636:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 801363a:	429a      	cmp	r2, r3
 801363c:	d02e      	beq.n	801369c <SCSI_RequestSense+0xac>
  {

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 801363e:	693b      	ldr	r3, [r7, #16]
 8013640:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8013644:	693a      	ldr	r2, [r7, #16]
 8013646:	3347      	adds	r3, #71	; 0x47
 8013648:	00db      	lsls	r3, r3, #3
 801364a:	4413      	add	r3, r2
 801364c:	791a      	ldrb	r2, [r3, #4]
 801364e:	693b      	ldr	r3, [r7, #16]
 8013650:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8013652:	693b      	ldr	r3, [r7, #16]
 8013654:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8013658:	693a      	ldr	r2, [r7, #16]
 801365a:	3347      	adds	r3, #71	; 0x47
 801365c:	00db      	lsls	r3, r3, #3
 801365e:	4413      	add	r3, r2
 8013660:	7a5a      	ldrb	r2, [r3, #9]
 8013662:	693b      	ldr	r3, [r7, #16]
 8013664:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 801366c:	693a      	ldr	r2, [r7, #16]
 801366e:	3347      	adds	r3, #71	; 0x47
 8013670:	00db      	lsls	r3, r3, #3
 8013672:	4413      	add	r3, r2
 8013674:	7a1a      	ldrb	r2, [r3, #8]
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 801367a:	693b      	ldr	r3, [r7, #16]
 801367c:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8013680:	3301      	adds	r3, #1
 8013682:	b2da      	uxtb	r2, r3
 8013684:	693b      	ldr	r3, [r7, #16]
 8013686:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8013690:	2b04      	cmp	r3, #4
 8013692:	d103      	bne.n	801369c <SCSI_RequestSense+0xac>
    {
      hmsc->scsi_sense_head = 0U;
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	2200      	movs	r2, #0
 8013698:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	2212      	movs	r2, #18
 80136a0:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	3304      	adds	r3, #4
 80136a6:	781b      	ldrb	r3, [r3, #0]
 80136a8:	2b12      	cmp	r3, #18
 80136aa:	d805      	bhi.n	80136b8 <SCSI_RequestSense+0xc8>
  {
    hmsc->bot_data_length = params[4];
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	3304      	adds	r3, #4
 80136b0:	781b      	ldrb	r3, [r3, #0]
 80136b2:	b29a      	uxth	r2, r3
 80136b4:	693b      	ldr	r3, [r7, #16]
 80136b6:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 80136b8:	2300      	movs	r3, #0
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	371c      	adds	r7, #28
 80136be:	46bd      	mov	sp, r7
 80136c0:	bc80      	pop	{r7}
 80136c2:	4770      	bx	lr

080136c4 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 80136c4:	b480      	push	{r7}
 80136c6:	b085      	sub	sp, #20
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
 80136cc:	4608      	mov	r0, r1
 80136ce:	4611      	mov	r1, r2
 80136d0:	461a      	mov	r2, r3
 80136d2:	4603      	mov	r3, r0
 80136d4:	70fb      	strb	r3, [r7, #3]
 80136d6:	460b      	mov	r3, r1
 80136d8:	70bb      	strb	r3, [r7, #2]
 80136da:	4613      	mov	r3, r2
 80136dc:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80136e4:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80136ec:	68fa      	ldr	r2, [r7, #12]
 80136ee:	3347      	adds	r3, #71	; 0x47
 80136f0:	00db      	lsls	r3, r3, #3
 80136f2:	4413      	add	r3, r2
 80136f4:	78ba      	ldrb	r2, [r7, #2]
 80136f6:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80136fe:	68fa      	ldr	r2, [r7, #12]
 8013700:	3347      	adds	r3, #71	; 0x47
 8013702:	00db      	lsls	r3, r3, #3
 8013704:	4413      	add	r3, r2
 8013706:	2200      	movs	r2, #0
 8013708:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8013710:	3301      	adds	r3, #1
 8013712:	b2da      	uxtb	r2, r3
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8013720:	2b04      	cmp	r3, #4
 8013722:	d103      	bne.n	801372c <SCSI_SenseCode+0x68>
  {
    hmsc->scsi_sense_tail = 0U;
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	2200      	movs	r2, #0
 8013728:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  }
}
 801372c:	bf00      	nop
 801372e:	3714      	adds	r7, #20
 8013730:	46bd      	mov	sp, r7
 8013732:	bc80      	pop	{r7}
 8013734:	4770      	bx	lr

08013736 <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8013736:	b480      	push	{r7}
 8013738:	b087      	sub	sp, #28
 801373a:	af00      	add	r7, sp, #0
 801373c:	60f8      	str	r0, [r7, #12]
 801373e:	460b      	mov	r3, r1
 8013740:	607a      	str	r2, [r7, #4]
 8013742:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801374a:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 801374c:	697b      	ldr	r3, [r7, #20]
 801374e:	2200      	movs	r2, #0
 8013750:	815a      	strh	r2, [r3, #10]
  return 0;
 8013752:	2300      	movs	r3, #0
}
 8013754:	4618      	mov	r0, r3
 8013756:	371c      	adds	r7, #28
 8013758:	46bd      	mov	sp, r7
 801375a:	bc80      	pop	{r7}
 801375c:	4770      	bx	lr

0801375e <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801375e:	b580      	push	{r7, lr}
 8013760:	b086      	sub	sp, #24
 8013762:	af00      	add	r7, sp, #0
 8013764:	60f8      	str	r0, [r7, #12]
 8013766:	460b      	mov	r3, r1
 8013768:	607a      	str	r2, [r7, #4]
 801376a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013772:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8013774:	697b      	ldr	r3, [r7, #20]
 8013776:	7a1b      	ldrb	r3, [r3, #8]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d16e      	bne.n	801385a <SCSI_Read10+0xfc>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 801377c:	697b      	ldr	r3, [r7, #20]
 801377e:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8013782:	b25b      	sxtb	r3, r3
 8013784:	2b00      	cmp	r3, #0
 8013786:	db0a      	blt.n	801379e <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 801378e:	2320      	movs	r3, #32
 8013790:	2205      	movs	r2, #5
 8013792:	68f8      	ldr	r0, [r7, #12]
 8013794:	f7ff ff96 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 8013798:	f04f 33ff 	mov.w	r3, #4294967295
 801379c:	e067      	b.n	801386e <SCSI_Read10+0x110>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80137a4:	689b      	ldr	r3, [r3, #8]
 80137a6:	7afa      	ldrb	r2, [r7, #11]
 80137a8:	4610      	mov	r0, r2
 80137aa:	4798      	blx	r3
 80137ac:	4603      	mov	r3, r0
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d008      	beq.n	80137c4 <SCSI_Read10+0x66>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80137b2:	7af9      	ldrb	r1, [r7, #11]
 80137b4:	233a      	movs	r3, #58	; 0x3a
 80137b6:	2202      	movs	r2, #2
 80137b8:	68f8      	ldr	r0, [r7, #12]
 80137ba:	f7ff ff83 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 80137be:	f04f 33ff 	mov.w	r3, #4294967295
 80137c2:	e054      	b.n	801386e <SCSI_Read10+0x110>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	3302      	adds	r3, #2
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	3303      	adds	r3, #3
 80137d0:	781b      	ldrb	r3, [r3, #0]
 80137d2:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80137d4:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	3304      	adds	r3, #4
 80137da:	781b      	ldrb	r3, [r3, #0]
 80137dc:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80137de:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80137e0:	687a      	ldr	r2, [r7, #4]
 80137e2:	3205      	adds	r2, #5
 80137e4:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 80137e6:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80137e8:	697b      	ldr	r3, [r7, #20]
 80137ea:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	3307      	adds	r3, #7
 80137f2:	781b      	ldrb	r3, [r3, #0]
 80137f4:	021b      	lsls	r3, r3, #8
 80137f6:	687a      	ldr	r2, [r7, #4]
 80137f8:	3208      	adds	r2, #8
 80137fa:	7812      	ldrb	r2, [r2, #0]
 80137fc:	431a      	orrs	r2, r3
 80137fe:	697b      	ldr	r3, [r7, #20]
 8013800:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8013804:	697b      	ldr	r3, [r7, #20]
 8013806:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 801380a:	697b      	ldr	r3, [r7, #20]
 801380c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013810:	7af9      	ldrb	r1, [r7, #11]
 8013812:	68f8      	ldr	r0, [r7, #12]
 8013814:	f000 f912 	bl	8013a3c <SCSI_CheckAddressRange>
 8013818:	4603      	mov	r3, r0
 801381a:	2b00      	cmp	r3, #0
 801381c:	da02      	bge.n	8013824 <SCSI_Read10+0xc6>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 801381e:	f04f 33ff 	mov.w	r3, #4294967295
 8013822:	e024      	b.n	801386e <SCSI_Read10+0x110>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8013824:	697b      	ldr	r3, [r7, #20]
 8013826:	2202      	movs	r2, #2
 8013828:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 801382a:	697b      	ldr	r3, [r7, #20]
 801382c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8013830:	697b      	ldr	r3, [r7, #20]
 8013832:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013836:	6979      	ldr	r1, [r7, #20]
 8013838:	f8b1 125e 	ldrh.w	r1, [r1, #606]	; 0x25e
 801383c:	fb01 f303 	mul.w	r3, r1, r3
 8013840:	429a      	cmp	r2, r3
 8013842:	d00a      	beq.n	801385a <SCSI_Read10+0xfc>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8013844:	697b      	ldr	r3, [r7, #20]
 8013846:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 801384a:	2320      	movs	r3, #32
 801384c:	2205      	movs	r2, #5
 801384e:	68f8      	ldr	r0, [r7, #12]
 8013850:	f7ff ff38 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 8013854:	f04f 33ff 	mov.w	r3, #4294967295
 8013858:	e009      	b.n	801386e <SCSI_Read10+0x110>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 801385a:	697b      	ldr	r3, [r7, #20]
 801385c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013860:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 8013862:	7afb      	ldrb	r3, [r7, #11]
 8013864:	4619      	mov	r1, r3
 8013866:	68f8      	ldr	r0, [r7, #12]
 8013868:	f000 f90a 	bl	8013a80 <SCSI_ProcessRead>
 801386c:	4603      	mov	r3, r0
}
 801386e:	4618      	mov	r0, r3
 8013870:	3718      	adds	r7, #24
 8013872:	46bd      	mov	sp, r7
 8013874:	bd80      	pop	{r7, pc}

08013876 <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8013876:	b580      	push	{r7, lr}
 8013878:	b086      	sub	sp, #24
 801387a:	af00      	add	r7, sp, #0
 801387c:	60f8      	str	r0, [r7, #12]
 801387e:	460b      	mov	r3, r1
 8013880:	607a      	str	r2, [r7, #4]
 8013882:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801388a:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801388c:	697b      	ldr	r3, [r7, #20]
 801388e:	7a1b      	ldrb	r3, [r3, #8]
 8013890:	2b00      	cmp	r3, #0
 8013892:	f040 8096 	bne.w	80139c2 <SCSI_Write10+0x14c>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8013896:	697b      	ldr	r3, [r7, #20]
 8013898:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 801389c:	b25b      	sxtb	r3, r3
 801389e:	2b00      	cmp	r3, #0
 80138a0:	da0a      	bge.n	80138b8 <SCSI_Write10+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80138a2:	697b      	ldr	r3, [r7, #20]
 80138a4:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 80138a8:	2320      	movs	r3, #32
 80138aa:	2205      	movs	r2, #5
 80138ac:	68f8      	ldr	r0, [r7, #12]
 80138ae:	f7ff ff09 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 80138b2:	f04f 33ff 	mov.w	r3, #4294967295
 80138b6:	e08a      	b.n	80139ce <SCSI_Write10+0x158>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 80138b8:	68fb      	ldr	r3, [r7, #12]
 80138ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80138be:	689b      	ldr	r3, [r3, #8]
 80138c0:	7afa      	ldrb	r2, [r7, #11]
 80138c2:	4610      	mov	r0, r2
 80138c4:	4798      	blx	r3
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d008      	beq.n	80138de <SCSI_Write10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80138cc:	7af9      	ldrb	r1, [r7, #11]
 80138ce:	233a      	movs	r3, #58	; 0x3a
 80138d0:	2202      	movs	r2, #2
 80138d2:	68f8      	ldr	r0, [r7, #12]
 80138d4:	f7ff fef6 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 80138d8:	f04f 33ff 	mov.w	r3, #4294967295
 80138dc:	e077      	b.n	80139ce <SCSI_Write10+0x158>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80138e4:	68db      	ldr	r3, [r3, #12]
 80138e6:	7afa      	ldrb	r2, [r7, #11]
 80138e8:	4610      	mov	r0, r2
 80138ea:	4798      	blx	r3
 80138ec:	4603      	mov	r3, r0
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d008      	beq.n	8013904 <SCSI_Write10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80138f2:	7af9      	ldrb	r1, [r7, #11]
 80138f4:	2327      	movs	r3, #39	; 0x27
 80138f6:	2202      	movs	r2, #2
 80138f8:	68f8      	ldr	r0, [r7, #12]
 80138fa:	f7ff fee3 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 80138fe:	f04f 33ff 	mov.w	r3, #4294967295
 8013902:	e064      	b.n	80139ce <SCSI_Write10+0x158>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	3302      	adds	r3, #2
 8013908:	781b      	ldrb	r3, [r3, #0]
 801390a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	3303      	adds	r3, #3
 8013910:	781b      	ldrb	r3, [r3, #0]
 8013912:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8013914:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	3304      	adds	r3, #4
 801391a:	781b      	ldrb	r3, [r3, #0]
 801391c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 801391e:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8013920:	687a      	ldr	r2, [r7, #4]
 8013922:	3205      	adds	r2, #5
 8013924:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8013926:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8013928:	697b      	ldr	r3, [r7, #20]
 801392a:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	3307      	adds	r3, #7
 8013932:	781b      	ldrb	r3, [r3, #0]
 8013934:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 8013936:	687a      	ldr	r2, [r7, #4]
 8013938:	3208      	adds	r2, #8
 801393a:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 801393c:	431a      	orrs	r2, r3
 801393e:	697b      	ldr	r3, [r7, #20]
 8013940:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 801394a:	697b      	ldr	r3, [r7, #20]
 801394c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013950:	7af9      	ldrb	r1, [r7, #11]
 8013952:	68f8      	ldr	r0, [r7, #12]
 8013954:	f000 f872 	bl	8013a3c <SCSI_CheckAddressRange>
 8013958:	4603      	mov	r3, r0
 801395a:	2b00      	cmp	r3, #0
 801395c:	da02      	bge.n	8013964 <SCSI_Write10+0xee>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 801395e:	f04f 33ff 	mov.w	r3, #4294967295
 8013962:	e034      	b.n	80139ce <SCSI_Write10+0x158>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8013964:	697b      	ldr	r3, [r7, #20]
 8013966:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 801396a:	697a      	ldr	r2, [r7, #20]
 801396c:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8013970:	fb02 f303 	mul.w	r3, r2, r3
 8013974:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8013976:	697b      	ldr	r3, [r7, #20]
 8013978:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801397c:	693a      	ldr	r2, [r7, #16]
 801397e:	429a      	cmp	r2, r3
 8013980:	d00a      	beq.n	8013998 <SCSI_Write10+0x122>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8013982:	697b      	ldr	r3, [r7, #20]
 8013984:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8013988:	2320      	movs	r3, #32
 801398a:	2205      	movs	r2, #5
 801398c:	68f8      	ldr	r0, [r7, #12]
 801398e:	f7ff fe99 	bl	80136c4 <SCSI_SenseCode>
      return -1;
 8013992:	f04f 33ff 	mov.w	r3, #4294967295
 8013996:	e01a      	b.n	80139ce <SCSI_Write10+0x158>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8013998:	693b      	ldr	r3, [r7, #16]
 801399a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801399e:	bf28      	it	cs
 80139a0:	f44f 7300 	movcs.w	r3, #512	; 0x200
 80139a4:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80139a6:	697b      	ldr	r3, [r7, #20]
 80139a8:	2201      	movs	r2, #1
 80139aa:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 80139ac:	697b      	ldr	r3, [r7, #20]
 80139ae:	f103 020c 	add.w	r2, r3, #12
 80139b2:	693b      	ldr	r3, [r7, #16]
 80139b4:	b29b      	uxth	r3, r3
 80139b6:	2101      	movs	r1, #1
 80139b8:	68f8      	ldr	r0, [r7, #12]
 80139ba:	f001 fdae 	bl	801551a <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 80139be:	2300      	movs	r3, #0
 80139c0:	e005      	b.n	80139ce <SCSI_Write10+0x158>
    return SCSI_ProcessWrite(pdev, lun);
 80139c2:	7afb      	ldrb	r3, [r7, #11]
 80139c4:	4619      	mov	r1, r3
 80139c6:	68f8      	ldr	r0, [r7, #12]
 80139c8:	f000 f8ce 	bl	8013b68 <SCSI_ProcessWrite>
 80139cc:	4603      	mov	r3, r0
}
 80139ce:	4618      	mov	r0, r3
 80139d0:	3718      	adds	r7, #24
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}

080139d6 <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80139d6:	b580      	push	{r7, lr}
 80139d8:	b086      	sub	sp, #24
 80139da:	af00      	add	r7, sp, #0
 80139dc:	60f8      	str	r0, [r7, #12]
 80139de:	460b      	mov	r3, r1
 80139e0:	607a      	str	r2, [r7, #4]
 80139e2:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80139ea:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	3301      	adds	r3, #1
 80139f0:	781b      	ldrb	r3, [r3, #0]
 80139f2:	f003 0302 	and.w	r3, r3, #2
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d008      	beq.n	8013a0c <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 80139fa:	7af9      	ldrb	r1, [r7, #11]
 80139fc:	2324      	movs	r3, #36	; 0x24
 80139fe:	2205      	movs	r2, #5
 8013a00:	68f8      	ldr	r0, [r7, #12]
 8013a02:	f7ff fe5f 	bl	80136c4 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8013a06:	f04f 33ff 	mov.w	r3, #4294967295
 8013a0a:	e013      	b.n	8013a34 <SCSI_Verify10+0x5e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8013a0c:	697b      	ldr	r3, [r7, #20]
 8013a0e:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8013a12:	697b      	ldr	r3, [r7, #20]
 8013a14:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013a18:	7af9      	ldrb	r1, [r7, #11]
 8013a1a:	68f8      	ldr	r0, [r7, #12]
 8013a1c:	f000 f80e 	bl	8013a3c <SCSI_CheckAddressRange>
 8013a20:	4603      	mov	r3, r0
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	da02      	bge.n	8013a2c <SCSI_Verify10+0x56>
                             hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 8013a26:	f04f 33ff 	mov.w	r3, #4294967295
 8013a2a:	e003      	b.n	8013a34 <SCSI_Verify10+0x5e>
  }
  hmsc->bot_data_length = 0U;
 8013a2c:	697b      	ldr	r3, [r7, #20]
 8013a2e:	2200      	movs	r2, #0
 8013a30:	815a      	strh	r2, [r3, #10]
  return 0;
 8013a32:	2300      	movs	r3, #0
}
 8013a34:	4618      	mov	r0, r3
 8013a36:	3718      	adds	r7, #24
 8013a38:	46bd      	mov	sp, r7
 8013a3a:	bd80      	pop	{r7, pc}

08013a3c <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8013a3c:	b580      	push	{r7, lr}
 8013a3e:	b086      	sub	sp, #24
 8013a40:	af00      	add	r7, sp, #0
 8013a42:	60f8      	str	r0, [r7, #12]
 8013a44:	607a      	str	r2, [r7, #4]
 8013a46:	603b      	str	r3, [r7, #0]
 8013a48:	460b      	mov	r3, r1
 8013a4a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013a52:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8013a54:	687a      	ldr	r2, [r7, #4]
 8013a56:	683b      	ldr	r3, [r7, #0]
 8013a58:	441a      	add	r2, r3
 8013a5a:	697b      	ldr	r3, [r7, #20]
 8013a5c:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8013a60:	429a      	cmp	r2, r3
 8013a62:	d908      	bls.n	8013a76 <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8013a64:	7af9      	ldrb	r1, [r7, #11]
 8013a66:	2321      	movs	r3, #33	; 0x21
 8013a68:	2205      	movs	r2, #5
 8013a6a:	68f8      	ldr	r0, [r7, #12]
 8013a6c:	f7ff fe2a 	bl	80136c4 <SCSI_SenseCode>
    return -1;
 8013a70:	f04f 33ff 	mov.w	r3, #4294967295
 8013a74:	e000      	b.n	8013a78 <SCSI_CheckAddressRange+0x3c>
  }
  return 0;
 8013a76:	2300      	movs	r3, #0
}
 8013a78:	4618      	mov	r0, r3
 8013a7a:	3718      	adds	r7, #24
 8013a7c:	46bd      	mov	sp, r7
 8013a7e:	bd80      	pop	{r7, pc}

08013a80 <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8013a80:	b590      	push	{r4, r7, lr}
 8013a82:	b085      	sub	sp, #20
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	6078      	str	r0, [r7, #4]
 8013a88:	460b      	mov	r3, r1
 8013a8a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013a92:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013a9a:	68fa      	ldr	r2, [r7, #12]
 8013a9c:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8013aa0:	fb02 f303 	mul.w	r3, r2, r3
 8013aa4:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8013aa6:	68bb      	ldr	r3, [r7, #8]
 8013aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013aac:	bf28      	it	cs
 8013aae:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8013ab2:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013aba:	691c      	ldr	r4, [r3, #16]
                                                     hmsc->bot_data,
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	f103 010c 	add.w	r1, r3, #12
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013ace:	4618      	mov	r0, r3
 8013ad0:	68bb      	ldr	r3, [r7, #8]
 8013ad2:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8013ad6:	b29b      	uxth	r3, r3
 8013ad8:	78f8      	ldrb	r0, [r7, #3]
 8013ada:	47a0      	blx	r4
 8013adc:	4603      	mov	r3, r0
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	da08      	bge.n	8013af4 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8013ae2:	78f9      	ldrb	r1, [r7, #3]
 8013ae4:	2311      	movs	r3, #17
 8013ae6:	2204      	movs	r2, #4
 8013ae8:	6878      	ldr	r0, [r7, #4]
 8013aea:	f7ff fdeb 	bl	80136c4 <SCSI_SenseCode>
    return -1;
 8013aee:	f04f 33ff 	mov.w	r3, #4294967295
 8013af2:	e035      	b.n	8013b60 <SCSI_ProcessRead+0xe0>
  }

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	f103 020c 	add.w	r2, r3, #12
 8013afa:	68bb      	ldr	r3, [r7, #8]
 8013afc:	b29b      	uxth	r3, r3
 8013afe:	2181      	movs	r1, #129	; 0x81
 8013b00:	6878      	ldr	r0, [r7, #4]
 8013b02:	f001 fce7 	bl	80154d4 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013b12:	4619      	mov	r1, r3
 8013b14:	68bb      	ldr	r3, [r7, #8]
 8013b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8013b1a:	441a      	add	r2, r3
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013b2e:	4619      	mov	r1, r3
 8013b30:	68bb      	ldr	r3, [r7, #8]
 8013b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8013b36:	1ad2      	subs	r2, r2, r3
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8013b44:	68bb      	ldr	r3, [r7, #8]
 8013b46:	1ad2      	subs	r2, r2, r3
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d102      	bne.n	8013b5e <SCSI_ProcessRead+0xde>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	2203      	movs	r2, #3
 8013b5c:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 8013b5e:	2300      	movs	r3, #0
}
 8013b60:	4618      	mov	r0, r3
 8013b62:	3714      	adds	r7, #20
 8013b64:	46bd      	mov	sp, r7
 8013b66:	bd90      	pop	{r4, r7, pc}

08013b68 <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8013b68:	b590      	push	{r4, r7, lr}
 8013b6a:	b085      	sub	sp, #20
 8013b6c:	af00      	add	r7, sp, #0
 8013b6e:	6078      	str	r0, [r7, #4]
 8013b70:	460b      	mov	r3, r1
 8013b72:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013b7a:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013b82:	68fa      	ldr	r2, [r7, #12]
 8013b84:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8013b88:	fb02 f303 	mul.w	r3, r2, r3
 8013b8c:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8013b8e:	68bb      	ldr	r3, [r7, #8]
 8013b90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013b94:	bf28      	it	cs
 8013b96:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8013b9a:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013ba2:	695c      	ldr	r4, [r3, #20]
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	f103 010c 	add.w	r1, r3, #12
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013bb6:	4618      	mov	r0, r3
 8013bb8:	68bb      	ldr	r3, [r7, #8]
 8013bba:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8013bbe:	b29b      	uxth	r3, r3
 8013bc0:	78f8      	ldrb	r0, [r7, #3]
 8013bc2:	47a0      	blx	r4
 8013bc4:	4603      	mov	r3, r0
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	da08      	bge.n	8013bdc <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8013bca:	78f9      	ldrb	r1, [r7, #3]
 8013bcc:	2303      	movs	r3, #3
 8013bce:	2204      	movs	r2, #4
 8013bd0:	6878      	ldr	r0, [r7, #4]
 8013bd2:	f7ff fd77 	bl	80136c4 <SCSI_SenseCode>

    return -1;
 8013bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8013bda:	e045      	b.n	8013c68 <SCSI_ProcessWrite+0x100>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013be8:	4619      	mov	r1, r3
 8013bea:	68bb      	ldr	r3, [r7, #8]
 8013bec:	fbb3 f3f1 	udiv	r3, r3, r1
 8013bf0:	441a      	add	r2, r3
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8013c04:	4619      	mov	r1, r3
 8013c06:	68bb      	ldr	r3, [r7, #8]
 8013c08:	fbb3 f3f1 	udiv	r3, r3, r1
 8013c0c:	1ad2      	subs	r2, r2, r3
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8013c1a:	68bb      	ldr	r3, [r7, #8]
 8013c1c:	1ad2      	subs	r2, r2, r3
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d104      	bne.n	8013c38 <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8013c2e:	2100      	movs	r1, #0
 8013c30:	6878      	ldr	r0, [r7, #4]
 8013c32:	f7ff f97f 	bl	8012f34 <MSC_BOT_SendCSW>
 8013c36:	e016      	b.n	8013c66 <SCSI_ProcessWrite+0xfe>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8013c3e:	68fa      	ldr	r2, [r7, #12]
 8013c40:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8013c44:	fb02 f303 	mul.w	r3, r2, r3
 8013c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c4c:	bf28      	it	cs
 8013c4e:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8013c52:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	f103 020c 	add.w	r2, r3, #12
 8013c5a:	68bb      	ldr	r3, [r7, #8]
 8013c5c:	b29b      	uxth	r3, r3
 8013c5e:	2101      	movs	r1, #1
 8013c60:	6878      	ldr	r0, [r7, #4]
 8013c62:	f001 fc5a 	bl	801551a <USBD_LL_PrepareReceive>
  }

  return 0;
 8013c66:	2300      	movs	r3, #0
}
 8013c68:	4618      	mov	r0, r3
 8013c6a:	3714      	adds	r7, #20
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	bd90      	pop	{r4, r7, pc}

08013c70 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b084      	sub	sp, #16
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	60f8      	str	r0, [r7, #12]
 8013c78:	60b9      	str	r1, [r7, #8]
 8013c7a:	4613      	mov	r3, r2
 8013c7c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d101      	bne.n	8013c88 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013c84:	2302      	movs	r3, #2
 8013c86:	e01a      	b.n	8013cbe <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d003      	beq.n	8013c9a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	2200      	movs	r2, #0
 8013c96:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013c9a:	68bb      	ldr	r3, [r7, #8]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d003      	beq.n	8013ca8 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	68ba      	ldr	r2, [r7, #8]
 8013ca4:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	2201      	movs	r2, #1
 8013cac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	79fa      	ldrb	r2, [r7, #7]
 8013cb4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8013cb6:	68f8      	ldr	r0, [r7, #12]
 8013cb8:	f001 fab4 	bl	8015224 <USBD_LL_Init>

  return USBD_OK;
 8013cbc:	2300      	movs	r3, #0
}
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	3710      	adds	r7, #16
 8013cc2:	46bd      	mov	sp, r7
 8013cc4:	bd80      	pop	{r7, pc}

08013cc6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013cc6:	b480      	push	{r7}
 8013cc8:	b085      	sub	sp, #20
 8013cca:	af00      	add	r7, sp, #0
 8013ccc:	6078      	str	r0, [r7, #4]
 8013cce:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8013cd0:	2300      	movs	r3, #0
 8013cd2:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d006      	beq.n	8013ce8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	683a      	ldr	r2, [r7, #0]
 8013cde:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8013ce2:	2300      	movs	r3, #0
 8013ce4:	73fb      	strb	r3, [r7, #15]
 8013ce6:	e001      	b.n	8013cec <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8013ce8:	2302      	movs	r3, #2
 8013cea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cee:	4618      	mov	r0, r3
 8013cf0:	3714      	adds	r7, #20
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	bc80      	pop	{r7}
 8013cf6:	4770      	bx	lr

08013cf8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b082      	sub	sp, #8
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8013d00:	6878      	ldr	r0, [r7, #4]
 8013d02:	f001 fadf 	bl	80152c4 <USBD_LL_Start>

  return USBD_OK;
 8013d06:	2300      	movs	r3, #0
}
 8013d08:	4618      	mov	r0, r3
 8013d0a:	3708      	adds	r7, #8
 8013d0c:	46bd      	mov	sp, r7
 8013d0e:	bd80      	pop	{r7, pc}

08013d10 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013d10:	b480      	push	{r7}
 8013d12:	b083      	sub	sp, #12
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013d18:	2300      	movs	r3, #0
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	370c      	adds	r7, #12
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bc80      	pop	{r7}
 8013d22:	4770      	bx	lr

08013d24 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b084      	sub	sp, #16
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	6078      	str	r0, [r7, #4]
 8013d2c:	460b      	mov	r3, r1
 8013d2e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013d30:	2302      	movs	r3, #2
 8013d32:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d00c      	beq.n	8013d58 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	78fa      	ldrb	r2, [r7, #3]
 8013d48:	4611      	mov	r1, r2
 8013d4a:	6878      	ldr	r0, [r7, #4]
 8013d4c:	4798      	blx	r3
 8013d4e:	4603      	mov	r3, r0
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d101      	bne.n	8013d58 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8013d54:	2300      	movs	r3, #0
 8013d56:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8013d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	3710      	adds	r7, #16
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	bd80      	pop	{r7, pc}

08013d62 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013d62:	b580      	push	{r7, lr}
 8013d64:	b082      	sub	sp, #8
 8013d66:	af00      	add	r7, sp, #0
 8013d68:	6078      	str	r0, [r7, #4]
 8013d6a:	460b      	mov	r3, r1
 8013d6c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013d74:	685b      	ldr	r3, [r3, #4]
 8013d76:	78fa      	ldrb	r2, [r7, #3]
 8013d78:	4611      	mov	r1, r2
 8013d7a:	6878      	ldr	r0, [r7, #4]
 8013d7c:	4798      	blx	r3

  return USBD_OK;
 8013d7e:	2300      	movs	r3, #0
}
 8013d80:	4618      	mov	r0, r3
 8013d82:	3708      	adds	r7, #8
 8013d84:	46bd      	mov	sp, r7
 8013d86:	bd80      	pop	{r7, pc}

08013d88 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b082      	sub	sp, #8
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
 8013d90:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013d98:	6839      	ldr	r1, [r7, #0]
 8013d9a:	4618      	mov	r0, r3
 8013d9c:	f000 fed7 	bl	8014b4e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	2201      	movs	r2, #1
 8013da4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8013dae:	461a      	mov	r2, r3
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8013dbc:	f003 031f 	and.w	r3, r3, #31
 8013dc0:	2b02      	cmp	r3, #2
 8013dc2:	d016      	beq.n	8013df2 <USBD_LL_SetupStage+0x6a>
 8013dc4:	2b02      	cmp	r3, #2
 8013dc6:	d81c      	bhi.n	8013e02 <USBD_LL_SetupStage+0x7a>
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d002      	beq.n	8013dd2 <USBD_LL_SetupStage+0x4a>
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	d008      	beq.n	8013de2 <USBD_LL_SetupStage+0x5a>
 8013dd0:	e017      	b.n	8013e02 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013dd8:	4619      	mov	r1, r3
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f000 f9ca 	bl	8014174 <USBD_StdDevReq>
      break;
 8013de0:	e01a      	b.n	8013e18 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013de8:	4619      	mov	r1, r3
 8013dea:	6878      	ldr	r0, [r7, #4]
 8013dec:	f000 fa2c 	bl	8014248 <USBD_StdItfReq>
      break;
 8013df0:	e012      	b.n	8013e18 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8013df8:	4619      	mov	r1, r3
 8013dfa:	6878      	ldr	r0, [r7, #4]
 8013dfc:	f000 fa6c 	bl	80142d8 <USBD_StdEPReq>
      break;
 8013e00:	e00a      	b.n	8013e18 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8013e08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8013e0c:	b2db      	uxtb	r3, r3
 8013e0e:	4619      	mov	r1, r3
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f001 fad6 	bl	80153c2 <USBD_LL_StallEP>
      break;
 8013e16:	bf00      	nop
  }

  return USBD_OK;
 8013e18:	2300      	movs	r3, #0
}
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	3708      	adds	r7, #8
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	bd80      	pop	{r7, pc}

08013e22 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013e22:	b580      	push	{r7, lr}
 8013e24:	b086      	sub	sp, #24
 8013e26:	af00      	add	r7, sp, #0
 8013e28:	60f8      	str	r0, [r7, #12]
 8013e2a:	460b      	mov	r3, r1
 8013e2c:	607a      	str	r2, [r7, #4]
 8013e2e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013e30:	7afb      	ldrb	r3, [r7, #11]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d14b      	bne.n	8013ece <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8013e36:	68fb      	ldr	r3, [r7, #12]
 8013e38:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8013e3c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013e3e:	68fb      	ldr	r3, [r7, #12]
 8013e40:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013e44:	2b03      	cmp	r3, #3
 8013e46:	d134      	bne.n	8013eb2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8013e48:	697b      	ldr	r3, [r7, #20]
 8013e4a:	68da      	ldr	r2, [r3, #12]
 8013e4c:	697b      	ldr	r3, [r7, #20]
 8013e4e:	691b      	ldr	r3, [r3, #16]
 8013e50:	429a      	cmp	r2, r3
 8013e52:	d919      	bls.n	8013e88 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8013e54:	697b      	ldr	r3, [r7, #20]
 8013e56:	68da      	ldr	r2, [r3, #12]
 8013e58:	697b      	ldr	r3, [r7, #20]
 8013e5a:	691b      	ldr	r3, [r3, #16]
 8013e5c:	1ad2      	subs	r2, r2, r3
 8013e5e:	697b      	ldr	r3, [r7, #20]
 8013e60:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013e62:	697b      	ldr	r3, [r7, #20]
 8013e64:	68da      	ldr	r2, [r3, #12]
 8013e66:	697b      	ldr	r3, [r7, #20]
 8013e68:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8013e6a:	429a      	cmp	r2, r3
 8013e6c:	d203      	bcs.n	8013e76 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013e6e:	697b      	ldr	r3, [r7, #20]
 8013e70:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8013e72:	b29b      	uxth	r3, r3
 8013e74:	e002      	b.n	8013e7c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013e76:	697b      	ldr	r3, [r7, #20]
 8013e78:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8013e7a:	b29b      	uxth	r3, r3
 8013e7c:	461a      	mov	r2, r3
 8013e7e:	6879      	ldr	r1, [r7, #4]
 8013e80:	68f8      	ldr	r0, [r7, #12]
 8013e82:	f000 ff38 	bl	8014cf6 <USBD_CtlContinueRx>
 8013e86:	e038      	b.n	8013efa <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013e8e:	691b      	ldr	r3, [r3, #16]
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d00a      	beq.n	8013eaa <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8013e9a:	2b03      	cmp	r3, #3
 8013e9c:	d105      	bne.n	8013eaa <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013ea4:	691b      	ldr	r3, [r3, #16]
 8013ea6:	68f8      	ldr	r0, [r7, #12]
 8013ea8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8013eaa:	68f8      	ldr	r0, [r7, #12]
 8013eac:	f000 ff35 	bl	8014d1a <USBD_CtlSendStatus>
 8013eb0:	e023      	b.n	8013efa <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013eb8:	2b05      	cmp	r3, #5
 8013eba:	d11e      	bne.n	8013efa <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	2200      	movs	r2, #0
 8013ec0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8013ec4:	2100      	movs	r1, #0
 8013ec6:	68f8      	ldr	r0, [r7, #12]
 8013ec8:	f001 fa7b 	bl	80153c2 <USBD_LL_StallEP>
 8013ecc:	e015      	b.n	8013efa <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013ed4:	699b      	ldr	r3, [r3, #24]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d00d      	beq.n	8013ef6 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8013ee0:	2b03      	cmp	r3, #3
 8013ee2:	d108      	bne.n	8013ef6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013eea:	699b      	ldr	r3, [r3, #24]
 8013eec:	7afa      	ldrb	r2, [r7, #11]
 8013eee:	4611      	mov	r1, r2
 8013ef0:	68f8      	ldr	r0, [r7, #12]
 8013ef2:	4798      	blx	r3
 8013ef4:	e001      	b.n	8013efa <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8013ef6:	2302      	movs	r3, #2
 8013ef8:	e000      	b.n	8013efc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8013efa:	2300      	movs	r3, #0
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	3718      	adds	r7, #24
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}

08013f04 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b086      	sub	sp, #24
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	60f8      	str	r0, [r7, #12]
 8013f0c:	460b      	mov	r3, r1
 8013f0e:	607a      	str	r2, [r7, #4]
 8013f10:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013f12:	7afb      	ldrb	r3, [r7, #11]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d17f      	bne.n	8014018 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8013f18:	68fb      	ldr	r3, [r7, #12]
 8013f1a:	3314      	adds	r3, #20
 8013f1c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013f24:	2b02      	cmp	r3, #2
 8013f26:	d15c      	bne.n	8013fe2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8013f28:	697b      	ldr	r3, [r7, #20]
 8013f2a:	68da      	ldr	r2, [r3, #12]
 8013f2c:	697b      	ldr	r3, [r7, #20]
 8013f2e:	691b      	ldr	r3, [r3, #16]
 8013f30:	429a      	cmp	r2, r3
 8013f32:	d915      	bls.n	8013f60 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8013f34:	697b      	ldr	r3, [r7, #20]
 8013f36:	68da      	ldr	r2, [r3, #12]
 8013f38:	697b      	ldr	r3, [r7, #20]
 8013f3a:	691b      	ldr	r3, [r3, #16]
 8013f3c:	1ad2      	subs	r2, r2, r3
 8013f3e:	697b      	ldr	r3, [r7, #20]
 8013f40:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8013f42:	697b      	ldr	r3, [r7, #20]
 8013f44:	68db      	ldr	r3, [r3, #12]
 8013f46:	b29b      	uxth	r3, r3
 8013f48:	461a      	mov	r2, r3
 8013f4a:	6879      	ldr	r1, [r7, #4]
 8013f4c:	68f8      	ldr	r0, [r7, #12]
 8013f4e:	f000 fec0 	bl	8014cd2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013f52:	2300      	movs	r3, #0
 8013f54:	2200      	movs	r2, #0
 8013f56:	2100      	movs	r1, #0
 8013f58:	68f8      	ldr	r0, [r7, #12]
 8013f5a:	f001 fade 	bl	801551a <USBD_LL_PrepareReceive>
 8013f5e:	e04e      	b.n	8013ffe <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013f60:	697b      	ldr	r3, [r7, #20]
 8013f62:	689b      	ldr	r3, [r3, #8]
 8013f64:	697a      	ldr	r2, [r7, #20]
 8013f66:	6912      	ldr	r2, [r2, #16]
 8013f68:	fbb3 f1f2 	udiv	r1, r3, r2
 8013f6c:	fb01 f202 	mul.w	r2, r1, r2
 8013f70:	1a9b      	subs	r3, r3, r2
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d11c      	bne.n	8013fb0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	689a      	ldr	r2, [r3, #8]
 8013f7a:	697b      	ldr	r3, [r7, #20]
 8013f7c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013f7e:	429a      	cmp	r2, r3
 8013f80:	d316      	bcc.n	8013fb0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8013f82:	697b      	ldr	r3, [r7, #20]
 8013f84:	689a      	ldr	r2, [r3, #8]
 8013f86:	68fb      	ldr	r3, [r7, #12]
 8013f88:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013f8c:	429a      	cmp	r2, r3
 8013f8e:	d20f      	bcs.n	8013fb0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013f90:	2200      	movs	r2, #0
 8013f92:	2100      	movs	r1, #0
 8013f94:	68f8      	ldr	r0, [r7, #12]
 8013f96:	f000 fe9c 	bl	8014cd2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013f9a:	68fb      	ldr	r3, [r7, #12]
 8013f9c:	2200      	movs	r2, #0
 8013f9e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	2200      	movs	r2, #0
 8013fa6:	2100      	movs	r1, #0
 8013fa8:	68f8      	ldr	r0, [r7, #12]
 8013faa:	f001 fab6 	bl	801551a <USBD_LL_PrepareReceive>
 8013fae:	e026      	b.n	8013ffe <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013fb6:	68db      	ldr	r3, [r3, #12]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d00a      	beq.n	8013fd2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013fc2:	2b03      	cmp	r3, #3
 8013fc4:	d105      	bne.n	8013fd2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013fcc:	68db      	ldr	r3, [r3, #12]
 8013fce:	68f8      	ldr	r0, [r7, #12]
 8013fd0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8013fd2:	2180      	movs	r1, #128	; 0x80
 8013fd4:	68f8      	ldr	r0, [r7, #12]
 8013fd6:	f001 f9f4 	bl	80153c2 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8013fda:	68f8      	ldr	r0, [r7, #12]
 8013fdc:	f000 feb0 	bl	8014d40 <USBD_CtlReceiveStatus>
 8013fe0:	e00d      	b.n	8013ffe <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8013fe8:	2b04      	cmp	r3, #4
 8013fea:	d004      	beq.n	8013ff6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d103      	bne.n	8013ffe <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8013ff6:	2180      	movs	r1, #128	; 0x80
 8013ff8:	68f8      	ldr	r0, [r7, #12]
 8013ffa:	f001 f9e2 	bl	80153c2 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8014004:	2b01      	cmp	r3, #1
 8014006:	d11d      	bne.n	8014044 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8014008:	68f8      	ldr	r0, [r7, #12]
 801400a:	f7ff fe81 	bl	8013d10 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	2200      	movs	r2, #0
 8014012:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8014016:	e015      	b.n	8014044 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801401e:	695b      	ldr	r3, [r3, #20]
 8014020:	2b00      	cmp	r3, #0
 8014022:	d00d      	beq.n	8014040 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 801402a:	2b03      	cmp	r3, #3
 801402c:	d108      	bne.n	8014040 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014034:	695b      	ldr	r3, [r3, #20]
 8014036:	7afa      	ldrb	r2, [r7, #11]
 8014038:	4611      	mov	r1, r2
 801403a:	68f8      	ldr	r0, [r7, #12]
 801403c:	4798      	blx	r3
 801403e:	e001      	b.n	8014044 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8014040:	2302      	movs	r3, #2
 8014042:	e000      	b.n	8014046 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8014044:	2300      	movs	r3, #0
}
 8014046:	4618      	mov	r0, r3
 8014048:	3718      	adds	r7, #24
 801404a:	46bd      	mov	sp, r7
 801404c:	bd80      	pop	{r7, pc}

0801404e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801404e:	b580      	push	{r7, lr}
 8014050:	b082      	sub	sp, #8
 8014052:	af00      	add	r7, sp, #0
 8014054:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014056:	2340      	movs	r3, #64	; 0x40
 8014058:	2200      	movs	r2, #0
 801405a:	2100      	movs	r1, #0
 801405c:	6878      	ldr	r0, [r7, #4]
 801405e:	f001 f94c 	bl	80152fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	2201      	movs	r2, #1
 8014066:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	2240      	movs	r2, #64	; 0x40
 801406e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014072:	2340      	movs	r3, #64	; 0x40
 8014074:	2200      	movs	r2, #0
 8014076:	2180      	movs	r1, #128	; 0x80
 8014078:	6878      	ldr	r0, [r7, #4]
 801407a:	f001 f93e 	bl	80152fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	2201      	movs	r2, #1
 8014082:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	2240      	movs	r2, #64	; 0x40
 8014088:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	2201      	movs	r2, #1
 801408e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	2200      	movs	r2, #0
 8014096:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	2200      	movs	r2, #0
 801409e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	2200      	movs	r2, #0
 80140a4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d009      	beq.n	80140c6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80140b8:	685b      	ldr	r3, [r3, #4]
 80140ba:	687a      	ldr	r2, [r7, #4]
 80140bc:	6852      	ldr	r2, [r2, #4]
 80140be:	b2d2      	uxtb	r2, r2
 80140c0:	4611      	mov	r1, r2
 80140c2:	6878      	ldr	r0, [r7, #4]
 80140c4:	4798      	blx	r3
  }

  return USBD_OK;
 80140c6:	2300      	movs	r3, #0
}
 80140c8:	4618      	mov	r0, r3
 80140ca:	3708      	adds	r7, #8
 80140cc:	46bd      	mov	sp, r7
 80140ce:	bd80      	pop	{r7, pc}

080140d0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80140d0:	b480      	push	{r7}
 80140d2:	b083      	sub	sp, #12
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	6078      	str	r0, [r7, #4]
 80140d8:	460b      	mov	r3, r1
 80140da:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	78fa      	ldrb	r2, [r7, #3]
 80140e0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80140e2:	2300      	movs	r3, #0
}
 80140e4:	4618      	mov	r0, r3
 80140e6:	370c      	adds	r7, #12
 80140e8:	46bd      	mov	sp, r7
 80140ea:	bc80      	pop	{r7}
 80140ec:	4770      	bx	lr

080140ee <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80140ee:	b480      	push	{r7}
 80140f0:	b083      	sub	sp, #12
 80140f2:	af00      	add	r7, sp, #0
 80140f4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	2204      	movs	r2, #4
 8014106:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801410a:	2300      	movs	r3, #0
}
 801410c:	4618      	mov	r0, r3
 801410e:	370c      	adds	r7, #12
 8014110:	46bd      	mov	sp, r7
 8014112:	bc80      	pop	{r7}
 8014114:	4770      	bx	lr

08014116 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8014116:	b480      	push	{r7}
 8014118:	b083      	sub	sp, #12
 801411a:	af00      	add	r7, sp, #0
 801411c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014124:	2b04      	cmp	r3, #4
 8014126:	d105      	bne.n	8014134 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8014134:	2300      	movs	r3, #0
}
 8014136:	4618      	mov	r0, r3
 8014138:	370c      	adds	r7, #12
 801413a:	46bd      	mov	sp, r7
 801413c:	bc80      	pop	{r7}
 801413e:	4770      	bx	lr

08014140 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8014140:	b580      	push	{r7, lr}
 8014142:	b082      	sub	sp, #8
 8014144:	af00      	add	r7, sp, #0
 8014146:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801414e:	2b03      	cmp	r3, #3
 8014150:	d10b      	bne.n	801416a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014158:	69db      	ldr	r3, [r3, #28]
 801415a:	2b00      	cmp	r3, #0
 801415c:	d005      	beq.n	801416a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014164:	69db      	ldr	r3, [r3, #28]
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801416a:	2300      	movs	r3, #0
}
 801416c:	4618      	mov	r0, r3
 801416e:	3708      	adds	r7, #8
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}

08014174 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b084      	sub	sp, #16
 8014178:	af00      	add	r7, sp, #0
 801417a:	6078      	str	r0, [r7, #4]
 801417c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801417e:	2300      	movs	r3, #0
 8014180:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014182:	683b      	ldr	r3, [r7, #0]
 8014184:	781b      	ldrb	r3, [r3, #0]
 8014186:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801418a:	2b40      	cmp	r3, #64	; 0x40
 801418c:	d005      	beq.n	801419a <USBD_StdDevReq+0x26>
 801418e:	2b40      	cmp	r3, #64	; 0x40
 8014190:	d84f      	bhi.n	8014232 <USBD_StdDevReq+0xbe>
 8014192:	2b00      	cmp	r3, #0
 8014194:	d009      	beq.n	80141aa <USBD_StdDevReq+0x36>
 8014196:	2b20      	cmp	r3, #32
 8014198:	d14b      	bne.n	8014232 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80141a0:	689b      	ldr	r3, [r3, #8]
 80141a2:	6839      	ldr	r1, [r7, #0]
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	4798      	blx	r3
      break;
 80141a8:	e048      	b.n	801423c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80141aa:	683b      	ldr	r3, [r7, #0]
 80141ac:	785b      	ldrb	r3, [r3, #1]
 80141ae:	2b09      	cmp	r3, #9
 80141b0:	d839      	bhi.n	8014226 <USBD_StdDevReq+0xb2>
 80141b2:	a201      	add	r2, pc, #4	; (adr r2, 80141b8 <USBD_StdDevReq+0x44>)
 80141b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141b8:	08014209 	.word	0x08014209
 80141bc:	0801421d 	.word	0x0801421d
 80141c0:	08014227 	.word	0x08014227
 80141c4:	08014213 	.word	0x08014213
 80141c8:	08014227 	.word	0x08014227
 80141cc:	080141eb 	.word	0x080141eb
 80141d0:	080141e1 	.word	0x080141e1
 80141d4:	08014227 	.word	0x08014227
 80141d8:	080141ff 	.word	0x080141ff
 80141dc:	080141f5 	.word	0x080141f5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80141e0:	6839      	ldr	r1, [r7, #0]
 80141e2:	6878      	ldr	r0, [r7, #4]
 80141e4:	f000 f9dc 	bl	80145a0 <USBD_GetDescriptor>
          break;
 80141e8:	e022      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80141ea:	6839      	ldr	r1, [r7, #0]
 80141ec:	6878      	ldr	r0, [r7, #4]
 80141ee:	f000 fb3f 	bl	8014870 <USBD_SetAddress>
          break;
 80141f2:	e01d      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80141f4:	6839      	ldr	r1, [r7, #0]
 80141f6:	6878      	ldr	r0, [r7, #4]
 80141f8:	f000 fb7e 	bl	80148f8 <USBD_SetConfig>
          break;
 80141fc:	e018      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80141fe:	6839      	ldr	r1, [r7, #0]
 8014200:	6878      	ldr	r0, [r7, #4]
 8014202:	f000 fc07 	bl	8014a14 <USBD_GetConfig>
          break;
 8014206:	e013      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8014208:	6839      	ldr	r1, [r7, #0]
 801420a:	6878      	ldr	r0, [r7, #4]
 801420c:	f000 fc37 	bl	8014a7e <USBD_GetStatus>
          break;
 8014210:	e00e      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8014212:	6839      	ldr	r1, [r7, #0]
 8014214:	6878      	ldr	r0, [r7, #4]
 8014216:	f000 fc65 	bl	8014ae4 <USBD_SetFeature>
          break;
 801421a:	e009      	b.n	8014230 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801421c:	6839      	ldr	r1, [r7, #0]
 801421e:	6878      	ldr	r0, [r7, #4]
 8014220:	f000 fc74 	bl	8014b0c <USBD_ClrFeature>
          break;
 8014224:	e004      	b.n	8014230 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8014226:	6839      	ldr	r1, [r7, #0]
 8014228:	6878      	ldr	r0, [r7, #4]
 801422a:	f000 fccc 	bl	8014bc6 <USBD_CtlError>
          break;
 801422e:	bf00      	nop
      }
      break;
 8014230:	e004      	b.n	801423c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8014232:	6839      	ldr	r1, [r7, #0]
 8014234:	6878      	ldr	r0, [r7, #4]
 8014236:	f000 fcc6 	bl	8014bc6 <USBD_CtlError>
      break;
 801423a:	bf00      	nop
  }

  return ret;
 801423c:	7bfb      	ldrb	r3, [r7, #15]
}
 801423e:	4618      	mov	r0, r3
 8014240:	3710      	adds	r7, #16
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}
 8014246:	bf00      	nop

08014248 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b084      	sub	sp, #16
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
 8014250:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014252:	2300      	movs	r3, #0
 8014254:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014256:	683b      	ldr	r3, [r7, #0]
 8014258:	781b      	ldrb	r3, [r3, #0]
 801425a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801425e:	2b40      	cmp	r3, #64	; 0x40
 8014260:	d005      	beq.n	801426e <USBD_StdItfReq+0x26>
 8014262:	2b40      	cmp	r3, #64	; 0x40
 8014264:	d82e      	bhi.n	80142c4 <USBD_StdItfReq+0x7c>
 8014266:	2b00      	cmp	r3, #0
 8014268:	d001      	beq.n	801426e <USBD_StdItfReq+0x26>
 801426a:	2b20      	cmp	r3, #32
 801426c:	d12a      	bne.n	80142c4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014274:	3b01      	subs	r3, #1
 8014276:	2b02      	cmp	r3, #2
 8014278:	d81d      	bhi.n	80142b6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801427a:	683b      	ldr	r3, [r7, #0]
 801427c:	889b      	ldrh	r3, [r3, #4]
 801427e:	b2db      	uxtb	r3, r3
 8014280:	2b01      	cmp	r3, #1
 8014282:	d813      	bhi.n	80142ac <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801428a:	689b      	ldr	r3, [r3, #8]
 801428c:	6839      	ldr	r1, [r7, #0]
 801428e:	6878      	ldr	r0, [r7, #4]
 8014290:	4798      	blx	r3
 8014292:	4603      	mov	r3, r0
 8014294:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014296:	683b      	ldr	r3, [r7, #0]
 8014298:	88db      	ldrh	r3, [r3, #6]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d110      	bne.n	80142c0 <USBD_StdItfReq+0x78>
 801429e:	7bfb      	ldrb	r3, [r7, #15]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d10d      	bne.n	80142c0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80142a4:	6878      	ldr	r0, [r7, #4]
 80142a6:	f000 fd38 	bl	8014d1a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80142aa:	e009      	b.n	80142c0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80142ac:	6839      	ldr	r1, [r7, #0]
 80142ae:	6878      	ldr	r0, [r7, #4]
 80142b0:	f000 fc89 	bl	8014bc6 <USBD_CtlError>
          break;
 80142b4:	e004      	b.n	80142c0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80142b6:	6839      	ldr	r1, [r7, #0]
 80142b8:	6878      	ldr	r0, [r7, #4]
 80142ba:	f000 fc84 	bl	8014bc6 <USBD_CtlError>
          break;
 80142be:	e000      	b.n	80142c2 <USBD_StdItfReq+0x7a>
          break;
 80142c0:	bf00      	nop
      }
      break;
 80142c2:	e004      	b.n	80142ce <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80142c4:	6839      	ldr	r1, [r7, #0]
 80142c6:	6878      	ldr	r0, [r7, #4]
 80142c8:	f000 fc7d 	bl	8014bc6 <USBD_CtlError>
      break;
 80142cc:	bf00      	nop
  }

  return USBD_OK;
 80142ce:	2300      	movs	r3, #0
}
 80142d0:	4618      	mov	r0, r3
 80142d2:	3710      	adds	r7, #16
 80142d4:	46bd      	mov	sp, r7
 80142d6:	bd80      	pop	{r7, pc}

080142d8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80142d8:	b580      	push	{r7, lr}
 80142da:	b084      	sub	sp, #16
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
 80142e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80142e2:	2300      	movs	r3, #0
 80142e4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80142e6:	683b      	ldr	r3, [r7, #0]
 80142e8:	889b      	ldrh	r3, [r3, #4]
 80142ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80142ec:	683b      	ldr	r3, [r7, #0]
 80142ee:	781b      	ldrb	r3, [r3, #0]
 80142f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80142f4:	2b40      	cmp	r3, #64	; 0x40
 80142f6:	d007      	beq.n	8014308 <USBD_StdEPReq+0x30>
 80142f8:	2b40      	cmp	r3, #64	; 0x40
 80142fa:	f200 8146 	bhi.w	801458a <USBD_StdEPReq+0x2b2>
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d00a      	beq.n	8014318 <USBD_StdEPReq+0x40>
 8014302:	2b20      	cmp	r3, #32
 8014304:	f040 8141 	bne.w	801458a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801430e:	689b      	ldr	r3, [r3, #8]
 8014310:	6839      	ldr	r1, [r7, #0]
 8014312:	6878      	ldr	r0, [r7, #4]
 8014314:	4798      	blx	r3
      break;
 8014316:	e13d      	b.n	8014594 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8014318:	683b      	ldr	r3, [r7, #0]
 801431a:	781b      	ldrb	r3, [r3, #0]
 801431c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014320:	2b20      	cmp	r3, #32
 8014322:	d10a      	bne.n	801433a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801432a:	689b      	ldr	r3, [r3, #8]
 801432c:	6839      	ldr	r1, [r7, #0]
 801432e:	6878      	ldr	r0, [r7, #4]
 8014330:	4798      	blx	r3
 8014332:	4603      	mov	r3, r0
 8014334:	73fb      	strb	r3, [r7, #15]

        return ret;
 8014336:	7bfb      	ldrb	r3, [r7, #15]
 8014338:	e12d      	b.n	8014596 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 801433a:	683b      	ldr	r3, [r7, #0]
 801433c:	785b      	ldrb	r3, [r3, #1]
 801433e:	2b03      	cmp	r3, #3
 8014340:	d007      	beq.n	8014352 <USBD_StdEPReq+0x7a>
 8014342:	2b03      	cmp	r3, #3
 8014344:	f300 811b 	bgt.w	801457e <USBD_StdEPReq+0x2a6>
 8014348:	2b00      	cmp	r3, #0
 801434a:	d072      	beq.n	8014432 <USBD_StdEPReq+0x15a>
 801434c:	2b01      	cmp	r3, #1
 801434e:	d03a      	beq.n	80143c6 <USBD_StdEPReq+0xee>
 8014350:	e115      	b.n	801457e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014358:	2b02      	cmp	r3, #2
 801435a:	d002      	beq.n	8014362 <USBD_StdEPReq+0x8a>
 801435c:	2b03      	cmp	r3, #3
 801435e:	d015      	beq.n	801438c <USBD_StdEPReq+0xb4>
 8014360:	e02b      	b.n	80143ba <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014362:	7bbb      	ldrb	r3, [r7, #14]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d00c      	beq.n	8014382 <USBD_StdEPReq+0xaa>
 8014368:	7bbb      	ldrb	r3, [r7, #14]
 801436a:	2b80      	cmp	r3, #128	; 0x80
 801436c:	d009      	beq.n	8014382 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 801436e:	7bbb      	ldrb	r3, [r7, #14]
 8014370:	4619      	mov	r1, r3
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f001 f825 	bl	80153c2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8014378:	2180      	movs	r1, #128	; 0x80
 801437a:	6878      	ldr	r0, [r7, #4]
 801437c:	f001 f821 	bl	80153c2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014380:	e020      	b.n	80143c4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8014382:	6839      	ldr	r1, [r7, #0]
 8014384:	6878      	ldr	r0, [r7, #4]
 8014386:	f000 fc1e 	bl	8014bc6 <USBD_CtlError>
              break;
 801438a:	e01b      	b.n	80143c4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801438c:	683b      	ldr	r3, [r7, #0]
 801438e:	885b      	ldrh	r3, [r3, #2]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d10e      	bne.n	80143b2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8014394:	7bbb      	ldrb	r3, [r7, #14]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d00b      	beq.n	80143b2 <USBD_StdEPReq+0xda>
 801439a:	7bbb      	ldrb	r3, [r7, #14]
 801439c:	2b80      	cmp	r3, #128	; 0x80
 801439e:	d008      	beq.n	80143b2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80143a0:	683b      	ldr	r3, [r7, #0]
 80143a2:	88db      	ldrh	r3, [r3, #6]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d104      	bne.n	80143b2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80143a8:	7bbb      	ldrb	r3, [r7, #14]
 80143aa:	4619      	mov	r1, r3
 80143ac:	6878      	ldr	r0, [r7, #4]
 80143ae:	f001 f808 	bl	80153c2 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80143b2:	6878      	ldr	r0, [r7, #4]
 80143b4:	f000 fcb1 	bl	8014d1a <USBD_CtlSendStatus>

              break;
 80143b8:	e004      	b.n	80143c4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80143ba:	6839      	ldr	r1, [r7, #0]
 80143bc:	6878      	ldr	r0, [r7, #4]
 80143be:	f000 fc02 	bl	8014bc6 <USBD_CtlError>
              break;
 80143c2:	bf00      	nop
          }
          break;
 80143c4:	e0e0      	b.n	8014588 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80143cc:	2b02      	cmp	r3, #2
 80143ce:	d002      	beq.n	80143d6 <USBD_StdEPReq+0xfe>
 80143d0:	2b03      	cmp	r3, #3
 80143d2:	d015      	beq.n	8014400 <USBD_StdEPReq+0x128>
 80143d4:	e026      	b.n	8014424 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80143d6:	7bbb      	ldrb	r3, [r7, #14]
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d00c      	beq.n	80143f6 <USBD_StdEPReq+0x11e>
 80143dc:	7bbb      	ldrb	r3, [r7, #14]
 80143de:	2b80      	cmp	r3, #128	; 0x80
 80143e0:	d009      	beq.n	80143f6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80143e2:	7bbb      	ldrb	r3, [r7, #14]
 80143e4:	4619      	mov	r1, r3
 80143e6:	6878      	ldr	r0, [r7, #4]
 80143e8:	f000 ffeb 	bl	80153c2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80143ec:	2180      	movs	r1, #128	; 0x80
 80143ee:	6878      	ldr	r0, [r7, #4]
 80143f0:	f000 ffe7 	bl	80153c2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80143f4:	e01c      	b.n	8014430 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80143f6:	6839      	ldr	r1, [r7, #0]
 80143f8:	6878      	ldr	r0, [r7, #4]
 80143fa:	f000 fbe4 	bl	8014bc6 <USBD_CtlError>
              break;
 80143fe:	e017      	b.n	8014430 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014400:	683b      	ldr	r3, [r7, #0]
 8014402:	885b      	ldrh	r3, [r3, #2]
 8014404:	2b00      	cmp	r3, #0
 8014406:	d112      	bne.n	801442e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014408:	7bbb      	ldrb	r3, [r7, #14]
 801440a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801440e:	2b00      	cmp	r3, #0
 8014410:	d004      	beq.n	801441c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8014412:	7bbb      	ldrb	r3, [r7, #14]
 8014414:	4619      	mov	r1, r3
 8014416:	6878      	ldr	r0, [r7, #4]
 8014418:	f000 fff2 	bl	8015400 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 801441c:	6878      	ldr	r0, [r7, #4]
 801441e:	f000 fc7c 	bl	8014d1a <USBD_CtlSendStatus>
              }
              break;
 8014422:	e004      	b.n	801442e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8014424:	6839      	ldr	r1, [r7, #0]
 8014426:	6878      	ldr	r0, [r7, #4]
 8014428:	f000 fbcd 	bl	8014bc6 <USBD_CtlError>
              break;
 801442c:	e000      	b.n	8014430 <USBD_StdEPReq+0x158>
              break;
 801442e:	bf00      	nop
          }
          break;
 8014430:	e0aa      	b.n	8014588 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014438:	2b02      	cmp	r3, #2
 801443a:	d002      	beq.n	8014442 <USBD_StdEPReq+0x16a>
 801443c:	2b03      	cmp	r3, #3
 801443e:	d032      	beq.n	80144a6 <USBD_StdEPReq+0x1ce>
 8014440:	e097      	b.n	8014572 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014442:	7bbb      	ldrb	r3, [r7, #14]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d007      	beq.n	8014458 <USBD_StdEPReq+0x180>
 8014448:	7bbb      	ldrb	r3, [r7, #14]
 801444a:	2b80      	cmp	r3, #128	; 0x80
 801444c:	d004      	beq.n	8014458 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 801444e:	6839      	ldr	r1, [r7, #0]
 8014450:	6878      	ldr	r0, [r7, #4]
 8014452:	f000 fbb8 	bl	8014bc6 <USBD_CtlError>
                break;
 8014456:	e091      	b.n	801457c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014458:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801445c:	2b00      	cmp	r3, #0
 801445e:	da0b      	bge.n	8014478 <USBD_StdEPReq+0x1a0>
 8014460:	7bbb      	ldrb	r3, [r7, #14]
 8014462:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014466:	4613      	mov	r3, r2
 8014468:	009b      	lsls	r3, r3, #2
 801446a:	4413      	add	r3, r2
 801446c:	009b      	lsls	r3, r3, #2
 801446e:	3310      	adds	r3, #16
 8014470:	687a      	ldr	r2, [r7, #4]
 8014472:	4413      	add	r3, r2
 8014474:	3304      	adds	r3, #4
 8014476:	e00b      	b.n	8014490 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014478:	7bbb      	ldrb	r3, [r7, #14]
 801447a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801447e:	4613      	mov	r3, r2
 8014480:	009b      	lsls	r3, r3, #2
 8014482:	4413      	add	r3, r2
 8014484:	009b      	lsls	r3, r3, #2
 8014486:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801448a:	687a      	ldr	r2, [r7, #4]
 801448c:	4413      	add	r3, r2
 801448e:	3304      	adds	r3, #4
 8014490:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014492:	68bb      	ldr	r3, [r7, #8]
 8014494:	2200      	movs	r2, #0
 8014496:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8014498:	68bb      	ldr	r3, [r7, #8]
 801449a:	2202      	movs	r2, #2
 801449c:	4619      	mov	r1, r3
 801449e:	6878      	ldr	r0, [r7, #4]
 80144a0:	f000 fbfb 	bl	8014c9a <USBD_CtlSendData>
              break;
 80144a4:	e06a      	b.n	801457c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80144a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	da11      	bge.n	80144d2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80144ae:	7bbb      	ldrb	r3, [r7, #14]
 80144b0:	f003 020f 	and.w	r2, r3, #15
 80144b4:	6879      	ldr	r1, [r7, #4]
 80144b6:	4613      	mov	r3, r2
 80144b8:	009b      	lsls	r3, r3, #2
 80144ba:	4413      	add	r3, r2
 80144bc:	009b      	lsls	r3, r3, #2
 80144be:	440b      	add	r3, r1
 80144c0:	3318      	adds	r3, #24
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d117      	bne.n	80144f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80144c8:	6839      	ldr	r1, [r7, #0]
 80144ca:	6878      	ldr	r0, [r7, #4]
 80144cc:	f000 fb7b 	bl	8014bc6 <USBD_CtlError>
                  break;
 80144d0:	e054      	b.n	801457c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80144d2:	7bbb      	ldrb	r3, [r7, #14]
 80144d4:	f003 020f 	and.w	r2, r3, #15
 80144d8:	6879      	ldr	r1, [r7, #4]
 80144da:	4613      	mov	r3, r2
 80144dc:	009b      	lsls	r3, r3, #2
 80144de:	4413      	add	r3, r2
 80144e0:	009b      	lsls	r3, r3, #2
 80144e2:	440b      	add	r3, r1
 80144e4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80144e8:	681b      	ldr	r3, [r3, #0]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d104      	bne.n	80144f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80144ee:	6839      	ldr	r1, [r7, #0]
 80144f0:	6878      	ldr	r0, [r7, #4]
 80144f2:	f000 fb68 	bl	8014bc6 <USBD_CtlError>
                  break;
 80144f6:	e041      	b.n	801457c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80144f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	da0b      	bge.n	8014518 <USBD_StdEPReq+0x240>
 8014500:	7bbb      	ldrb	r3, [r7, #14]
 8014502:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014506:	4613      	mov	r3, r2
 8014508:	009b      	lsls	r3, r3, #2
 801450a:	4413      	add	r3, r2
 801450c:	009b      	lsls	r3, r3, #2
 801450e:	3310      	adds	r3, #16
 8014510:	687a      	ldr	r2, [r7, #4]
 8014512:	4413      	add	r3, r2
 8014514:	3304      	adds	r3, #4
 8014516:	e00b      	b.n	8014530 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014518:	7bbb      	ldrb	r3, [r7, #14]
 801451a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801451e:	4613      	mov	r3, r2
 8014520:	009b      	lsls	r3, r3, #2
 8014522:	4413      	add	r3, r2
 8014524:	009b      	lsls	r3, r3, #2
 8014526:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801452a:	687a      	ldr	r2, [r7, #4]
 801452c:	4413      	add	r3, r2
 801452e:	3304      	adds	r3, #4
 8014530:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014532:	7bbb      	ldrb	r3, [r7, #14]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d002      	beq.n	801453e <USBD_StdEPReq+0x266>
 8014538:	7bbb      	ldrb	r3, [r7, #14]
 801453a:	2b80      	cmp	r3, #128	; 0x80
 801453c:	d103      	bne.n	8014546 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 801453e:	68bb      	ldr	r3, [r7, #8]
 8014540:	2200      	movs	r2, #0
 8014542:	601a      	str	r2, [r3, #0]
 8014544:	e00e      	b.n	8014564 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8014546:	7bbb      	ldrb	r3, [r7, #14]
 8014548:	4619      	mov	r1, r3
 801454a:	6878      	ldr	r0, [r7, #4]
 801454c:	f000 ff77 	bl	801543e <USBD_LL_IsStallEP>
 8014550:	4603      	mov	r3, r0
 8014552:	2b00      	cmp	r3, #0
 8014554:	d003      	beq.n	801455e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8014556:	68bb      	ldr	r3, [r7, #8]
 8014558:	2201      	movs	r2, #1
 801455a:	601a      	str	r2, [r3, #0]
 801455c:	e002      	b.n	8014564 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 801455e:	68bb      	ldr	r3, [r7, #8]
 8014560:	2200      	movs	r2, #0
 8014562:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	2202      	movs	r2, #2
 8014568:	4619      	mov	r1, r3
 801456a:	6878      	ldr	r0, [r7, #4]
 801456c:	f000 fb95 	bl	8014c9a <USBD_CtlSendData>
              break;
 8014570:	e004      	b.n	801457c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8014572:	6839      	ldr	r1, [r7, #0]
 8014574:	6878      	ldr	r0, [r7, #4]
 8014576:	f000 fb26 	bl	8014bc6 <USBD_CtlError>
              break;
 801457a:	bf00      	nop
          }
          break;
 801457c:	e004      	b.n	8014588 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 801457e:	6839      	ldr	r1, [r7, #0]
 8014580:	6878      	ldr	r0, [r7, #4]
 8014582:	f000 fb20 	bl	8014bc6 <USBD_CtlError>
          break;
 8014586:	bf00      	nop
      }
      break;
 8014588:	e004      	b.n	8014594 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 801458a:	6839      	ldr	r1, [r7, #0]
 801458c:	6878      	ldr	r0, [r7, #4]
 801458e:	f000 fb1a 	bl	8014bc6 <USBD_CtlError>
      break;
 8014592:	bf00      	nop
  }

  return ret;
 8014594:	7bfb      	ldrb	r3, [r7, #15]
}
 8014596:	4618      	mov	r0, r3
 8014598:	3710      	adds	r7, #16
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}
	...

080145a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b084      	sub	sp, #16
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	6078      	str	r0, [r7, #4]
 80145a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80145aa:	2300      	movs	r3, #0
 80145ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80145ae:	2300      	movs	r3, #0
 80145b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80145b2:	2300      	movs	r3, #0
 80145b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80145b6:	683b      	ldr	r3, [r7, #0]
 80145b8:	885b      	ldrh	r3, [r3, #2]
 80145ba:	0a1b      	lsrs	r3, r3, #8
 80145bc:	b29b      	uxth	r3, r3
 80145be:	3b01      	subs	r3, #1
 80145c0:	2b06      	cmp	r3, #6
 80145c2:	f200 8128 	bhi.w	8014816 <USBD_GetDescriptor+0x276>
 80145c6:	a201      	add	r2, pc, #4	; (adr r2, 80145cc <USBD_GetDescriptor+0x2c>)
 80145c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145cc:	080145e9 	.word	0x080145e9
 80145d0:	08014601 	.word	0x08014601
 80145d4:	08014641 	.word	0x08014641
 80145d8:	08014817 	.word	0x08014817
 80145dc:	08014817 	.word	0x08014817
 80145e0:	080147b7 	.word	0x080147b7
 80145e4:	080147e3 	.word	0x080147e3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	687a      	ldr	r2, [r7, #4]
 80145f2:	7c12      	ldrb	r2, [r2, #16]
 80145f4:	f107 0108 	add.w	r1, r7, #8
 80145f8:	4610      	mov	r0, r2
 80145fa:	4798      	blx	r3
 80145fc:	60f8      	str	r0, [r7, #12]
      break;
 80145fe:	e112      	b.n	8014826 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	7c1b      	ldrb	r3, [r3, #16]
 8014604:	2b00      	cmp	r3, #0
 8014606:	d10d      	bne.n	8014624 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801460e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014610:	f107 0208 	add.w	r2, r7, #8
 8014614:	4610      	mov	r0, r2
 8014616:	4798      	blx	r3
 8014618:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	3301      	adds	r3, #1
 801461e:	2202      	movs	r2, #2
 8014620:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014622:	e100      	b.n	8014826 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801462c:	f107 0208 	add.w	r2, r7, #8
 8014630:	4610      	mov	r0, r2
 8014632:	4798      	blx	r3
 8014634:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014636:	68fb      	ldr	r3, [r7, #12]
 8014638:	3301      	adds	r3, #1
 801463a:	2202      	movs	r2, #2
 801463c:	701a      	strb	r2, [r3, #0]
      break;
 801463e:	e0f2      	b.n	8014826 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	885b      	ldrh	r3, [r3, #2]
 8014644:	b2db      	uxtb	r3, r3
 8014646:	2b05      	cmp	r3, #5
 8014648:	f200 80ac 	bhi.w	80147a4 <USBD_GetDescriptor+0x204>
 801464c:	a201      	add	r2, pc, #4	; (adr r2, 8014654 <USBD_GetDescriptor+0xb4>)
 801464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014652:	bf00      	nop
 8014654:	0801466d 	.word	0x0801466d
 8014658:	080146a1 	.word	0x080146a1
 801465c:	080146d5 	.word	0x080146d5
 8014660:	08014709 	.word	0x08014709
 8014664:	0801473d 	.word	0x0801473d
 8014668:	08014771 	.word	0x08014771
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014672:	685b      	ldr	r3, [r3, #4]
 8014674:	2b00      	cmp	r3, #0
 8014676:	d00b      	beq.n	8014690 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801467e:	685b      	ldr	r3, [r3, #4]
 8014680:	687a      	ldr	r2, [r7, #4]
 8014682:	7c12      	ldrb	r2, [r2, #16]
 8014684:	f107 0108 	add.w	r1, r7, #8
 8014688:	4610      	mov	r0, r2
 801468a:	4798      	blx	r3
 801468c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801468e:	e091      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014690:	6839      	ldr	r1, [r7, #0]
 8014692:	6878      	ldr	r0, [r7, #4]
 8014694:	f000 fa97 	bl	8014bc6 <USBD_CtlError>
            err++;
 8014698:	7afb      	ldrb	r3, [r7, #11]
 801469a:	3301      	adds	r3, #1
 801469c:	72fb      	strb	r3, [r7, #11]
          break;
 801469e:	e089      	b.n	80147b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80146a6:	689b      	ldr	r3, [r3, #8]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d00b      	beq.n	80146c4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80146b2:	689b      	ldr	r3, [r3, #8]
 80146b4:	687a      	ldr	r2, [r7, #4]
 80146b6:	7c12      	ldrb	r2, [r2, #16]
 80146b8:	f107 0108 	add.w	r1, r7, #8
 80146bc:	4610      	mov	r0, r2
 80146be:	4798      	blx	r3
 80146c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80146c2:	e077      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80146c4:	6839      	ldr	r1, [r7, #0]
 80146c6:	6878      	ldr	r0, [r7, #4]
 80146c8:	f000 fa7d 	bl	8014bc6 <USBD_CtlError>
            err++;
 80146cc:	7afb      	ldrb	r3, [r7, #11]
 80146ce:	3301      	adds	r3, #1
 80146d0:	72fb      	strb	r3, [r7, #11]
          break;
 80146d2:	e06f      	b.n	80147b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d00b      	beq.n	80146f8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80146e6:	68db      	ldr	r3, [r3, #12]
 80146e8:	687a      	ldr	r2, [r7, #4]
 80146ea:	7c12      	ldrb	r2, [r2, #16]
 80146ec:	f107 0108 	add.w	r1, r7, #8
 80146f0:	4610      	mov	r0, r2
 80146f2:	4798      	blx	r3
 80146f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80146f6:	e05d      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80146f8:	6839      	ldr	r1, [r7, #0]
 80146fa:	6878      	ldr	r0, [r7, #4]
 80146fc:	f000 fa63 	bl	8014bc6 <USBD_CtlError>
            err++;
 8014700:	7afb      	ldrb	r3, [r7, #11]
 8014702:	3301      	adds	r3, #1
 8014704:	72fb      	strb	r3, [r7, #11]
          break;
 8014706:	e055      	b.n	80147b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801470e:	691b      	ldr	r3, [r3, #16]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d00b      	beq.n	801472c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801471a:	691b      	ldr	r3, [r3, #16]
 801471c:	687a      	ldr	r2, [r7, #4]
 801471e:	7c12      	ldrb	r2, [r2, #16]
 8014720:	f107 0108 	add.w	r1, r7, #8
 8014724:	4610      	mov	r0, r2
 8014726:	4798      	blx	r3
 8014728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801472a:	e043      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801472c:	6839      	ldr	r1, [r7, #0]
 801472e:	6878      	ldr	r0, [r7, #4]
 8014730:	f000 fa49 	bl	8014bc6 <USBD_CtlError>
            err++;
 8014734:	7afb      	ldrb	r3, [r7, #11]
 8014736:	3301      	adds	r3, #1
 8014738:	72fb      	strb	r3, [r7, #11]
          break;
 801473a:	e03b      	b.n	80147b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014742:	695b      	ldr	r3, [r3, #20]
 8014744:	2b00      	cmp	r3, #0
 8014746:	d00b      	beq.n	8014760 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801474e:	695b      	ldr	r3, [r3, #20]
 8014750:	687a      	ldr	r2, [r7, #4]
 8014752:	7c12      	ldrb	r2, [r2, #16]
 8014754:	f107 0108 	add.w	r1, r7, #8
 8014758:	4610      	mov	r0, r2
 801475a:	4798      	blx	r3
 801475c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801475e:	e029      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014760:	6839      	ldr	r1, [r7, #0]
 8014762:	6878      	ldr	r0, [r7, #4]
 8014764:	f000 fa2f 	bl	8014bc6 <USBD_CtlError>
            err++;
 8014768:	7afb      	ldrb	r3, [r7, #11]
 801476a:	3301      	adds	r3, #1
 801476c:	72fb      	strb	r3, [r7, #11]
          break;
 801476e:	e021      	b.n	80147b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014776:	699b      	ldr	r3, [r3, #24]
 8014778:	2b00      	cmp	r3, #0
 801477a:	d00b      	beq.n	8014794 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8014782:	699b      	ldr	r3, [r3, #24]
 8014784:	687a      	ldr	r2, [r7, #4]
 8014786:	7c12      	ldrb	r2, [r2, #16]
 8014788:	f107 0108 	add.w	r1, r7, #8
 801478c:	4610      	mov	r0, r2
 801478e:	4798      	blx	r3
 8014790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014792:	e00f      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014794:	6839      	ldr	r1, [r7, #0]
 8014796:	6878      	ldr	r0, [r7, #4]
 8014798:	f000 fa15 	bl	8014bc6 <USBD_CtlError>
            err++;
 801479c:	7afb      	ldrb	r3, [r7, #11]
 801479e:	3301      	adds	r3, #1
 80147a0:	72fb      	strb	r3, [r7, #11]
          break;
 80147a2:	e007      	b.n	80147b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80147a4:	6839      	ldr	r1, [r7, #0]
 80147a6:	6878      	ldr	r0, [r7, #4]
 80147a8:	f000 fa0d 	bl	8014bc6 <USBD_CtlError>
          err++;
 80147ac:	7afb      	ldrb	r3, [r7, #11]
 80147ae:	3301      	adds	r3, #1
 80147b0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80147b2:	e038      	b.n	8014826 <USBD_GetDescriptor+0x286>
 80147b4:	e037      	b.n	8014826 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	7c1b      	ldrb	r3, [r3, #16]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d109      	bne.n	80147d2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80147c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80147c6:	f107 0208 	add.w	r2, r7, #8
 80147ca:	4610      	mov	r0, r2
 80147cc:	4798      	blx	r3
 80147ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80147d0:	e029      	b.n	8014826 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80147d2:	6839      	ldr	r1, [r7, #0]
 80147d4:	6878      	ldr	r0, [r7, #4]
 80147d6:	f000 f9f6 	bl	8014bc6 <USBD_CtlError>
        err++;
 80147da:	7afb      	ldrb	r3, [r7, #11]
 80147dc:	3301      	adds	r3, #1
 80147de:	72fb      	strb	r3, [r7, #11]
      break;
 80147e0:	e021      	b.n	8014826 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	7c1b      	ldrb	r3, [r3, #16]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d10d      	bne.n	8014806 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80147f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80147f2:	f107 0208 	add.w	r2, r7, #8
 80147f6:	4610      	mov	r0, r2
 80147f8:	4798      	blx	r3
 80147fa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	3301      	adds	r3, #1
 8014800:	2207      	movs	r2, #7
 8014802:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014804:	e00f      	b.n	8014826 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8014806:	6839      	ldr	r1, [r7, #0]
 8014808:	6878      	ldr	r0, [r7, #4]
 801480a:	f000 f9dc 	bl	8014bc6 <USBD_CtlError>
        err++;
 801480e:	7afb      	ldrb	r3, [r7, #11]
 8014810:	3301      	adds	r3, #1
 8014812:	72fb      	strb	r3, [r7, #11]
      break;
 8014814:	e007      	b.n	8014826 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8014816:	6839      	ldr	r1, [r7, #0]
 8014818:	6878      	ldr	r0, [r7, #4]
 801481a:	f000 f9d4 	bl	8014bc6 <USBD_CtlError>
      err++;
 801481e:	7afb      	ldrb	r3, [r7, #11]
 8014820:	3301      	adds	r3, #1
 8014822:	72fb      	strb	r3, [r7, #11]
      break;
 8014824:	bf00      	nop
  }

  if (err != 0U)
 8014826:	7afb      	ldrb	r3, [r7, #11]
 8014828:	2b00      	cmp	r3, #0
 801482a:	d11c      	bne.n	8014866 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 801482c:	893b      	ldrh	r3, [r7, #8]
 801482e:	2b00      	cmp	r3, #0
 8014830:	d011      	beq.n	8014856 <USBD_GetDescriptor+0x2b6>
 8014832:	683b      	ldr	r3, [r7, #0]
 8014834:	88db      	ldrh	r3, [r3, #6]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d00d      	beq.n	8014856 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 801483a:	683b      	ldr	r3, [r7, #0]
 801483c:	88da      	ldrh	r2, [r3, #6]
 801483e:	893b      	ldrh	r3, [r7, #8]
 8014840:	4293      	cmp	r3, r2
 8014842:	bf28      	it	cs
 8014844:	4613      	movcs	r3, r2
 8014846:	b29b      	uxth	r3, r3
 8014848:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801484a:	893b      	ldrh	r3, [r7, #8]
 801484c:	461a      	mov	r2, r3
 801484e:	68f9      	ldr	r1, [r7, #12]
 8014850:	6878      	ldr	r0, [r7, #4]
 8014852:	f000 fa22 	bl	8014c9a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8014856:	683b      	ldr	r3, [r7, #0]
 8014858:	88db      	ldrh	r3, [r3, #6]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d104      	bne.n	8014868 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 801485e:	6878      	ldr	r0, [r7, #4]
 8014860:	f000 fa5b 	bl	8014d1a <USBD_CtlSendStatus>
 8014864:	e000      	b.n	8014868 <USBD_GetDescriptor+0x2c8>
    return;
 8014866:	bf00      	nop
    }
  }
}
 8014868:	3710      	adds	r7, #16
 801486a:	46bd      	mov	sp, r7
 801486c:	bd80      	pop	{r7, pc}
 801486e:	bf00      	nop

08014870 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b084      	sub	sp, #16
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
 8014878:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	889b      	ldrh	r3, [r3, #4]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d130      	bne.n	80148e4 <USBD_SetAddress+0x74>
 8014882:	683b      	ldr	r3, [r7, #0]
 8014884:	88db      	ldrh	r3, [r3, #6]
 8014886:	2b00      	cmp	r3, #0
 8014888:	d12c      	bne.n	80148e4 <USBD_SetAddress+0x74>
 801488a:	683b      	ldr	r3, [r7, #0]
 801488c:	885b      	ldrh	r3, [r3, #2]
 801488e:	2b7f      	cmp	r3, #127	; 0x7f
 8014890:	d828      	bhi.n	80148e4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	885b      	ldrh	r3, [r3, #2]
 8014896:	b2db      	uxtb	r3, r3
 8014898:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801489c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80148a4:	2b03      	cmp	r3, #3
 80148a6:	d104      	bne.n	80148b2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80148a8:	6839      	ldr	r1, [r7, #0]
 80148aa:	6878      	ldr	r0, [r7, #4]
 80148ac:	f000 f98b 	bl	8014bc6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80148b0:	e01d      	b.n	80148ee <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	7bfa      	ldrb	r2, [r7, #15]
 80148b6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80148ba:	7bfb      	ldrb	r3, [r7, #15]
 80148bc:	4619      	mov	r1, r3
 80148be:	6878      	ldr	r0, [r7, #4]
 80148c0:	f000 fde9 	bl	8015496 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f000 fa28 	bl	8014d1a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80148ca:	7bfb      	ldrb	r3, [r7, #15]
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d004      	beq.n	80148da <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	2202      	movs	r2, #2
 80148d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80148d8:	e009      	b.n	80148ee <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	2201      	movs	r2, #1
 80148de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80148e2:	e004      	b.n	80148ee <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80148e4:	6839      	ldr	r1, [r7, #0]
 80148e6:	6878      	ldr	r0, [r7, #4]
 80148e8:	f000 f96d 	bl	8014bc6 <USBD_CtlError>
  }
}
 80148ec:	bf00      	nop
 80148ee:	bf00      	nop
 80148f0:	3710      	adds	r7, #16
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd80      	pop	{r7, pc}
	...

080148f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80148f8:	b580      	push	{r7, lr}
 80148fa:	b082      	sub	sp, #8
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
 8014900:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014902:	683b      	ldr	r3, [r7, #0]
 8014904:	885b      	ldrh	r3, [r3, #2]
 8014906:	b2da      	uxtb	r2, r3
 8014908:	4b41      	ldr	r3, [pc, #260]	; (8014a10 <USBD_SetConfig+0x118>)
 801490a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801490c:	4b40      	ldr	r3, [pc, #256]	; (8014a10 <USBD_SetConfig+0x118>)
 801490e:	781b      	ldrb	r3, [r3, #0]
 8014910:	2b01      	cmp	r3, #1
 8014912:	d904      	bls.n	801491e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8014914:	6839      	ldr	r1, [r7, #0]
 8014916:	6878      	ldr	r0, [r7, #4]
 8014918:	f000 f955 	bl	8014bc6 <USBD_CtlError>
 801491c:	e075      	b.n	8014a0a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014924:	2b02      	cmp	r3, #2
 8014926:	d002      	beq.n	801492e <USBD_SetConfig+0x36>
 8014928:	2b03      	cmp	r3, #3
 801492a:	d023      	beq.n	8014974 <USBD_SetConfig+0x7c>
 801492c:	e062      	b.n	80149f4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 801492e:	4b38      	ldr	r3, [pc, #224]	; (8014a10 <USBD_SetConfig+0x118>)
 8014930:	781b      	ldrb	r3, [r3, #0]
 8014932:	2b00      	cmp	r3, #0
 8014934:	d01a      	beq.n	801496c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8014936:	4b36      	ldr	r3, [pc, #216]	; (8014a10 <USBD_SetConfig+0x118>)
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	461a      	mov	r2, r3
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2203      	movs	r2, #3
 8014944:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8014948:	4b31      	ldr	r3, [pc, #196]	; (8014a10 <USBD_SetConfig+0x118>)
 801494a:	781b      	ldrb	r3, [r3, #0]
 801494c:	4619      	mov	r1, r3
 801494e:	6878      	ldr	r0, [r7, #4]
 8014950:	f7ff f9e8 	bl	8013d24 <USBD_SetClassConfig>
 8014954:	4603      	mov	r3, r0
 8014956:	2b02      	cmp	r3, #2
 8014958:	d104      	bne.n	8014964 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 801495a:	6839      	ldr	r1, [r7, #0]
 801495c:	6878      	ldr	r0, [r7, #4]
 801495e:	f000 f932 	bl	8014bc6 <USBD_CtlError>
            return;
 8014962:	e052      	b.n	8014a0a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8014964:	6878      	ldr	r0, [r7, #4]
 8014966:	f000 f9d8 	bl	8014d1a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 801496a:	e04e      	b.n	8014a0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801496c:	6878      	ldr	r0, [r7, #4]
 801496e:	f000 f9d4 	bl	8014d1a <USBD_CtlSendStatus>
        break;
 8014972:	e04a      	b.n	8014a0a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8014974:	4b26      	ldr	r3, [pc, #152]	; (8014a10 <USBD_SetConfig+0x118>)
 8014976:	781b      	ldrb	r3, [r3, #0]
 8014978:	2b00      	cmp	r3, #0
 801497a:	d112      	bne.n	80149a2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	2202      	movs	r2, #2
 8014980:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8014984:	4b22      	ldr	r3, [pc, #136]	; (8014a10 <USBD_SetConfig+0x118>)
 8014986:	781b      	ldrb	r3, [r3, #0]
 8014988:	461a      	mov	r2, r3
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 801498e:	4b20      	ldr	r3, [pc, #128]	; (8014a10 <USBD_SetConfig+0x118>)
 8014990:	781b      	ldrb	r3, [r3, #0]
 8014992:	4619      	mov	r1, r3
 8014994:	6878      	ldr	r0, [r7, #4]
 8014996:	f7ff f9e4 	bl	8013d62 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 801499a:	6878      	ldr	r0, [r7, #4]
 801499c:	f000 f9bd 	bl	8014d1a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80149a0:	e033      	b.n	8014a0a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80149a2:	4b1b      	ldr	r3, [pc, #108]	; (8014a10 <USBD_SetConfig+0x118>)
 80149a4:	781b      	ldrb	r3, [r3, #0]
 80149a6:	461a      	mov	r2, r3
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	685b      	ldr	r3, [r3, #4]
 80149ac:	429a      	cmp	r2, r3
 80149ae:	d01d      	beq.n	80149ec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	685b      	ldr	r3, [r3, #4]
 80149b4:	b2db      	uxtb	r3, r3
 80149b6:	4619      	mov	r1, r3
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f7ff f9d2 	bl	8013d62 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80149be:	4b14      	ldr	r3, [pc, #80]	; (8014a10 <USBD_SetConfig+0x118>)
 80149c0:	781b      	ldrb	r3, [r3, #0]
 80149c2:	461a      	mov	r2, r3
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80149c8:	4b11      	ldr	r3, [pc, #68]	; (8014a10 <USBD_SetConfig+0x118>)
 80149ca:	781b      	ldrb	r3, [r3, #0]
 80149cc:	4619      	mov	r1, r3
 80149ce:	6878      	ldr	r0, [r7, #4]
 80149d0:	f7ff f9a8 	bl	8013d24 <USBD_SetClassConfig>
 80149d4:	4603      	mov	r3, r0
 80149d6:	2b02      	cmp	r3, #2
 80149d8:	d104      	bne.n	80149e4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80149da:	6839      	ldr	r1, [r7, #0]
 80149dc:	6878      	ldr	r0, [r7, #4]
 80149de:	f000 f8f2 	bl	8014bc6 <USBD_CtlError>
            return;
 80149e2:	e012      	b.n	8014a0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80149e4:	6878      	ldr	r0, [r7, #4]
 80149e6:	f000 f998 	bl	8014d1a <USBD_CtlSendStatus>
        break;
 80149ea:	e00e      	b.n	8014a0a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80149ec:	6878      	ldr	r0, [r7, #4]
 80149ee:	f000 f994 	bl	8014d1a <USBD_CtlSendStatus>
        break;
 80149f2:	e00a      	b.n	8014a0a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80149f4:	6839      	ldr	r1, [r7, #0]
 80149f6:	6878      	ldr	r0, [r7, #4]
 80149f8:	f000 f8e5 	bl	8014bc6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80149fc:	4b04      	ldr	r3, [pc, #16]	; (8014a10 <USBD_SetConfig+0x118>)
 80149fe:	781b      	ldrb	r3, [r3, #0]
 8014a00:	4619      	mov	r1, r3
 8014a02:	6878      	ldr	r0, [r7, #4]
 8014a04:	f7ff f9ad 	bl	8013d62 <USBD_ClrClassConfig>
        break;
 8014a08:	bf00      	nop
    }
  }
}
 8014a0a:	3708      	adds	r7, #8
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	bd80      	pop	{r7, pc}
 8014a10:	200001cc 	.word	0x200001cc

08014a14 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a14:	b580      	push	{r7, lr}
 8014a16:	b082      	sub	sp, #8
 8014a18:	af00      	add	r7, sp, #0
 8014a1a:	6078      	str	r0, [r7, #4]
 8014a1c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014a1e:	683b      	ldr	r3, [r7, #0]
 8014a20:	88db      	ldrh	r3, [r3, #6]
 8014a22:	2b01      	cmp	r3, #1
 8014a24:	d004      	beq.n	8014a30 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014a26:	6839      	ldr	r1, [r7, #0]
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f000 f8cc 	bl	8014bc6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014a2e:	e022      	b.n	8014a76 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a36:	2b02      	cmp	r3, #2
 8014a38:	dc02      	bgt.n	8014a40 <USBD_GetConfig+0x2c>
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	dc03      	bgt.n	8014a46 <USBD_GetConfig+0x32>
 8014a3e:	e015      	b.n	8014a6c <USBD_GetConfig+0x58>
 8014a40:	2b03      	cmp	r3, #3
 8014a42:	d00b      	beq.n	8014a5c <USBD_GetConfig+0x48>
 8014a44:	e012      	b.n	8014a6c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	2200      	movs	r2, #0
 8014a4a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	3308      	adds	r3, #8
 8014a50:	2201      	movs	r2, #1
 8014a52:	4619      	mov	r1, r3
 8014a54:	6878      	ldr	r0, [r7, #4]
 8014a56:	f000 f920 	bl	8014c9a <USBD_CtlSendData>
        break;
 8014a5a:	e00c      	b.n	8014a76 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	3304      	adds	r3, #4
 8014a60:	2201      	movs	r2, #1
 8014a62:	4619      	mov	r1, r3
 8014a64:	6878      	ldr	r0, [r7, #4]
 8014a66:	f000 f918 	bl	8014c9a <USBD_CtlSendData>
        break;
 8014a6a:	e004      	b.n	8014a76 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8014a6c:	6839      	ldr	r1, [r7, #0]
 8014a6e:	6878      	ldr	r0, [r7, #4]
 8014a70:	f000 f8a9 	bl	8014bc6 <USBD_CtlError>
        break;
 8014a74:	bf00      	nop
}
 8014a76:	bf00      	nop
 8014a78:	3708      	adds	r7, #8
 8014a7a:	46bd      	mov	sp, r7
 8014a7c:	bd80      	pop	{r7, pc}

08014a7e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a7e:	b580      	push	{r7, lr}
 8014a80:	b082      	sub	sp, #8
 8014a82:	af00      	add	r7, sp, #0
 8014a84:	6078      	str	r0, [r7, #4]
 8014a86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a8e:	3b01      	subs	r3, #1
 8014a90:	2b02      	cmp	r3, #2
 8014a92:	d81e      	bhi.n	8014ad2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014a94:	683b      	ldr	r3, [r7, #0]
 8014a96:	88db      	ldrh	r3, [r3, #6]
 8014a98:	2b02      	cmp	r3, #2
 8014a9a:	d004      	beq.n	8014aa6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8014a9c:	6839      	ldr	r1, [r7, #0]
 8014a9e:	6878      	ldr	r0, [r7, #4]
 8014aa0:	f000 f891 	bl	8014bc6 <USBD_CtlError>
        break;
 8014aa4:	e01a      	b.n	8014adc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	2201      	movs	r2, #1
 8014aaa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d005      	beq.n	8014ac2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	68db      	ldr	r3, [r3, #12]
 8014aba:	f043 0202 	orr.w	r2, r3, #2
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	330c      	adds	r3, #12
 8014ac6:	2202      	movs	r2, #2
 8014ac8:	4619      	mov	r1, r3
 8014aca:	6878      	ldr	r0, [r7, #4]
 8014acc:	f000 f8e5 	bl	8014c9a <USBD_CtlSendData>
      break;
 8014ad0:	e004      	b.n	8014adc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8014ad2:	6839      	ldr	r1, [r7, #0]
 8014ad4:	6878      	ldr	r0, [r7, #4]
 8014ad6:	f000 f876 	bl	8014bc6 <USBD_CtlError>
      break;
 8014ada:	bf00      	nop
  }
}
 8014adc:	bf00      	nop
 8014ade:	3708      	adds	r7, #8
 8014ae0:	46bd      	mov	sp, r7
 8014ae2:	bd80      	pop	{r7, pc}

08014ae4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014ae4:	b580      	push	{r7, lr}
 8014ae6:	b082      	sub	sp, #8
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014aee:	683b      	ldr	r3, [r7, #0]
 8014af0:	885b      	ldrh	r3, [r3, #2]
 8014af2:	2b01      	cmp	r3, #1
 8014af4:	d106      	bne.n	8014b04 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	2201      	movs	r2, #1
 8014afa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8014afe:	6878      	ldr	r0, [r7, #4]
 8014b00:	f000 f90b 	bl	8014d1a <USBD_CtlSendStatus>
  }
}
 8014b04:	bf00      	nop
 8014b06:	3708      	adds	r7, #8
 8014b08:	46bd      	mov	sp, r7
 8014b0a:	bd80      	pop	{r7, pc}

08014b0c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014b0c:	b580      	push	{r7, lr}
 8014b0e:	b082      	sub	sp, #8
 8014b10:	af00      	add	r7, sp, #0
 8014b12:	6078      	str	r0, [r7, #4]
 8014b14:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014b1c:	3b01      	subs	r3, #1
 8014b1e:	2b02      	cmp	r3, #2
 8014b20:	d80b      	bhi.n	8014b3a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014b22:	683b      	ldr	r3, [r7, #0]
 8014b24:	885b      	ldrh	r3, [r3, #2]
 8014b26:	2b01      	cmp	r3, #1
 8014b28:	d10c      	bne.n	8014b44 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	2200      	movs	r2, #0
 8014b2e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8014b32:	6878      	ldr	r0, [r7, #4]
 8014b34:	f000 f8f1 	bl	8014d1a <USBD_CtlSendStatus>
      }
      break;
 8014b38:	e004      	b.n	8014b44 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8014b3a:	6839      	ldr	r1, [r7, #0]
 8014b3c:	6878      	ldr	r0, [r7, #4]
 8014b3e:	f000 f842 	bl	8014bc6 <USBD_CtlError>
      break;
 8014b42:	e000      	b.n	8014b46 <USBD_ClrFeature+0x3a>
      break;
 8014b44:	bf00      	nop
  }
}
 8014b46:	bf00      	nop
 8014b48:	3708      	adds	r7, #8
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bd80      	pop	{r7, pc}

08014b4e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014b4e:	b480      	push	{r7}
 8014b50:	b083      	sub	sp, #12
 8014b52:	af00      	add	r7, sp, #0
 8014b54:	6078      	str	r0, [r7, #4]
 8014b56:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8014b58:	683b      	ldr	r3, [r7, #0]
 8014b5a:	781a      	ldrb	r2, [r3, #0]
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8014b60:	683b      	ldr	r3, [r7, #0]
 8014b62:	785a      	ldrb	r2, [r3, #1]
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8014b68:	683b      	ldr	r3, [r7, #0]
 8014b6a:	3302      	adds	r3, #2
 8014b6c:	781b      	ldrb	r3, [r3, #0]
 8014b6e:	b29a      	uxth	r2, r3
 8014b70:	683b      	ldr	r3, [r7, #0]
 8014b72:	3303      	adds	r3, #3
 8014b74:	781b      	ldrb	r3, [r3, #0]
 8014b76:	b29b      	uxth	r3, r3
 8014b78:	021b      	lsls	r3, r3, #8
 8014b7a:	b29b      	uxth	r3, r3
 8014b7c:	4413      	add	r3, r2
 8014b7e:	b29a      	uxth	r2, r3
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8014b84:	683b      	ldr	r3, [r7, #0]
 8014b86:	3304      	adds	r3, #4
 8014b88:	781b      	ldrb	r3, [r3, #0]
 8014b8a:	b29a      	uxth	r2, r3
 8014b8c:	683b      	ldr	r3, [r7, #0]
 8014b8e:	3305      	adds	r3, #5
 8014b90:	781b      	ldrb	r3, [r3, #0]
 8014b92:	b29b      	uxth	r3, r3
 8014b94:	021b      	lsls	r3, r3, #8
 8014b96:	b29b      	uxth	r3, r3
 8014b98:	4413      	add	r3, r2
 8014b9a:	b29a      	uxth	r2, r3
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8014ba0:	683b      	ldr	r3, [r7, #0]
 8014ba2:	3306      	adds	r3, #6
 8014ba4:	781b      	ldrb	r3, [r3, #0]
 8014ba6:	b29a      	uxth	r2, r3
 8014ba8:	683b      	ldr	r3, [r7, #0]
 8014baa:	3307      	adds	r3, #7
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	b29b      	uxth	r3, r3
 8014bb0:	021b      	lsls	r3, r3, #8
 8014bb2:	b29b      	uxth	r3, r3
 8014bb4:	4413      	add	r3, r2
 8014bb6:	b29a      	uxth	r2, r3
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	80da      	strh	r2, [r3, #6]

}
 8014bbc:	bf00      	nop
 8014bbe:	370c      	adds	r7, #12
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	bc80      	pop	{r7}
 8014bc4:	4770      	bx	lr

08014bc6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8014bc6:	b580      	push	{r7, lr}
 8014bc8:	b082      	sub	sp, #8
 8014bca:	af00      	add	r7, sp, #0
 8014bcc:	6078      	str	r0, [r7, #4]
 8014bce:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8014bd0:	2180      	movs	r1, #128	; 0x80
 8014bd2:	6878      	ldr	r0, [r7, #4]
 8014bd4:	f000 fbf5 	bl	80153c2 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8014bd8:	2100      	movs	r1, #0
 8014bda:	6878      	ldr	r0, [r7, #4]
 8014bdc:	f000 fbf1 	bl	80153c2 <USBD_LL_StallEP>
}
 8014be0:	bf00      	nop
 8014be2:	3708      	adds	r7, #8
 8014be4:	46bd      	mov	sp, r7
 8014be6:	bd80      	pop	{r7, pc}

08014be8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014be8:	b580      	push	{r7, lr}
 8014bea:	b086      	sub	sp, #24
 8014bec:	af00      	add	r7, sp, #0
 8014bee:	60f8      	str	r0, [r7, #12]
 8014bf0:	60b9      	str	r1, [r7, #8]
 8014bf2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d032      	beq.n	8014c64 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8014bfe:	68f8      	ldr	r0, [r7, #12]
 8014c00:	f000 f834 	bl	8014c6c <USBD_GetLen>
 8014c04:	4603      	mov	r3, r0
 8014c06:	3301      	adds	r3, #1
 8014c08:	b29b      	uxth	r3, r3
 8014c0a:	005b      	lsls	r3, r3, #1
 8014c0c:	b29a      	uxth	r2, r3
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8014c12:	7dfb      	ldrb	r3, [r7, #23]
 8014c14:	1c5a      	adds	r2, r3, #1
 8014c16:	75fa      	strb	r2, [r7, #23]
 8014c18:	461a      	mov	r2, r3
 8014c1a:	68bb      	ldr	r3, [r7, #8]
 8014c1c:	4413      	add	r3, r2
 8014c1e:	687a      	ldr	r2, [r7, #4]
 8014c20:	7812      	ldrb	r2, [r2, #0]
 8014c22:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8014c24:	7dfb      	ldrb	r3, [r7, #23]
 8014c26:	1c5a      	adds	r2, r3, #1
 8014c28:	75fa      	strb	r2, [r7, #23]
 8014c2a:	461a      	mov	r2, r3
 8014c2c:	68bb      	ldr	r3, [r7, #8]
 8014c2e:	4413      	add	r3, r2
 8014c30:	2203      	movs	r2, #3
 8014c32:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8014c34:	e012      	b.n	8014c5c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	1c5a      	adds	r2, r3, #1
 8014c3a:	60fa      	str	r2, [r7, #12]
 8014c3c:	7dfa      	ldrb	r2, [r7, #23]
 8014c3e:	1c51      	adds	r1, r2, #1
 8014c40:	75f9      	strb	r1, [r7, #23]
 8014c42:	4611      	mov	r1, r2
 8014c44:	68ba      	ldr	r2, [r7, #8]
 8014c46:	440a      	add	r2, r1
 8014c48:	781b      	ldrb	r3, [r3, #0]
 8014c4a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8014c4c:	7dfb      	ldrb	r3, [r7, #23]
 8014c4e:	1c5a      	adds	r2, r3, #1
 8014c50:	75fa      	strb	r2, [r7, #23]
 8014c52:	461a      	mov	r2, r3
 8014c54:	68bb      	ldr	r3, [r7, #8]
 8014c56:	4413      	add	r3, r2
 8014c58:	2200      	movs	r2, #0
 8014c5a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	781b      	ldrb	r3, [r3, #0]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d1e8      	bne.n	8014c36 <USBD_GetString+0x4e>
    }
  }
}
 8014c64:	bf00      	nop
 8014c66:	3718      	adds	r7, #24
 8014c68:	46bd      	mov	sp, r7
 8014c6a:	bd80      	pop	{r7, pc}

08014c6c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8014c6c:	b480      	push	{r7}
 8014c6e:	b085      	sub	sp, #20
 8014c70:	af00      	add	r7, sp, #0
 8014c72:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014c74:	2300      	movs	r3, #0
 8014c76:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8014c78:	e005      	b.n	8014c86 <USBD_GetLen+0x1a>
  {
    len++;
 8014c7a:	7bfb      	ldrb	r3, [r7, #15]
 8014c7c:	3301      	adds	r3, #1
 8014c7e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	3301      	adds	r3, #1
 8014c84:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	781b      	ldrb	r3, [r3, #0]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d1f5      	bne.n	8014c7a <USBD_GetLen+0xe>
  }

  return len;
 8014c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c90:	4618      	mov	r0, r3
 8014c92:	3714      	adds	r7, #20
 8014c94:	46bd      	mov	sp, r7
 8014c96:	bc80      	pop	{r7}
 8014c98:	4770      	bx	lr

08014c9a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8014c9a:	b580      	push	{r7, lr}
 8014c9c:	b084      	sub	sp, #16
 8014c9e:	af00      	add	r7, sp, #0
 8014ca0:	60f8      	str	r0, [r7, #12]
 8014ca2:	60b9      	str	r1, [r7, #8]
 8014ca4:	4613      	mov	r3, r2
 8014ca6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	2202      	movs	r2, #2
 8014cac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8014cb0:	88fa      	ldrh	r2, [r7, #6]
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8014cb6:	88fa      	ldrh	r2, [r7, #6]
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014cbc:	88fb      	ldrh	r3, [r7, #6]
 8014cbe:	68ba      	ldr	r2, [r7, #8]
 8014cc0:	2100      	movs	r1, #0
 8014cc2:	68f8      	ldr	r0, [r7, #12]
 8014cc4:	f000 fc06 	bl	80154d4 <USBD_LL_Transmit>

  return USBD_OK;
 8014cc8:	2300      	movs	r3, #0
}
 8014cca:	4618      	mov	r0, r3
 8014ccc:	3710      	adds	r7, #16
 8014cce:	46bd      	mov	sp, r7
 8014cd0:	bd80      	pop	{r7, pc}

08014cd2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8014cd2:	b580      	push	{r7, lr}
 8014cd4:	b084      	sub	sp, #16
 8014cd6:	af00      	add	r7, sp, #0
 8014cd8:	60f8      	str	r0, [r7, #12]
 8014cda:	60b9      	str	r1, [r7, #8]
 8014cdc:	4613      	mov	r3, r2
 8014cde:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014ce0:	88fb      	ldrh	r3, [r7, #6]
 8014ce2:	68ba      	ldr	r2, [r7, #8]
 8014ce4:	2100      	movs	r1, #0
 8014ce6:	68f8      	ldr	r0, [r7, #12]
 8014ce8:	f000 fbf4 	bl	80154d4 <USBD_LL_Transmit>

  return USBD_OK;
 8014cec:	2300      	movs	r3, #0
}
 8014cee:	4618      	mov	r0, r3
 8014cf0:	3710      	adds	r7, #16
 8014cf2:	46bd      	mov	sp, r7
 8014cf4:	bd80      	pop	{r7, pc}

08014cf6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8014cf6:	b580      	push	{r7, lr}
 8014cf8:	b084      	sub	sp, #16
 8014cfa:	af00      	add	r7, sp, #0
 8014cfc:	60f8      	str	r0, [r7, #12]
 8014cfe:	60b9      	str	r1, [r7, #8]
 8014d00:	4613      	mov	r3, r2
 8014d02:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014d04:	88fb      	ldrh	r3, [r7, #6]
 8014d06:	68ba      	ldr	r2, [r7, #8]
 8014d08:	2100      	movs	r1, #0
 8014d0a:	68f8      	ldr	r0, [r7, #12]
 8014d0c:	f000 fc05 	bl	801551a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014d10:	2300      	movs	r3, #0
}
 8014d12:	4618      	mov	r0, r3
 8014d14:	3710      	adds	r7, #16
 8014d16:	46bd      	mov	sp, r7
 8014d18:	bd80      	pop	{r7, pc}

08014d1a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014d1a:	b580      	push	{r7, lr}
 8014d1c:	b082      	sub	sp, #8
 8014d1e:	af00      	add	r7, sp, #0
 8014d20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	2204      	movs	r2, #4
 8014d26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	2200      	movs	r2, #0
 8014d2e:	2100      	movs	r1, #0
 8014d30:	6878      	ldr	r0, [r7, #4]
 8014d32:	f000 fbcf 	bl	80154d4 <USBD_LL_Transmit>

  return USBD_OK;
 8014d36:	2300      	movs	r3, #0
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3708      	adds	r7, #8
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b082      	sub	sp, #8
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	2205      	movs	r2, #5
 8014d4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014d50:	2300      	movs	r3, #0
 8014d52:	2200      	movs	r2, #0
 8014d54:	2100      	movs	r1, #0
 8014d56:	6878      	ldr	r0, [r7, #4]
 8014d58:	f000 fbdf 	bl	801551a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014d5c:	2300      	movs	r3, #0
}
 8014d5e:	4618      	mov	r0, r3
 8014d60:	3708      	adds	r7, #8
 8014d62:	46bd      	mov	sp, r7
 8014d64:	bd80      	pop	{r7, pc}
	...

08014d68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8014d68:	b580      	push	{r7, lr}
 8014d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	4912      	ldr	r1, [pc, #72]	; (8014db8 <MX_USB_DEVICE_Init+0x50>)
 8014d70:	4812      	ldr	r0, [pc, #72]	; (8014dbc <MX_USB_DEVICE_Init+0x54>)
 8014d72:	f7fe ff7d 	bl	8013c70 <USBD_Init>
 8014d76:	4603      	mov	r3, r0
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d001      	beq.n	8014d80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8014d7c:	f7f8 fa3c 	bl	800d1f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8014d80:	490f      	ldr	r1, [pc, #60]	; (8014dc0 <MX_USB_DEVICE_Init+0x58>)
 8014d82:	480e      	ldr	r0, [pc, #56]	; (8014dbc <MX_USB_DEVICE_Init+0x54>)
 8014d84:	f7fe ff9f 	bl	8013cc6 <USBD_RegisterClass>
 8014d88:	4603      	mov	r3, r0
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d001      	beq.n	8014d92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8014d8e:	f7f8 fa33 	bl	800d1f8 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8014d92:	490c      	ldr	r1, [pc, #48]	; (8014dc4 <MX_USB_DEVICE_Init+0x5c>)
 8014d94:	4809      	ldr	r0, [pc, #36]	; (8014dbc <MX_USB_DEVICE_Init+0x54>)
 8014d96:	f7fd ff4b 	bl	8012c30 <USBD_MSC_RegisterStorage>
 8014d9a:	4603      	mov	r3, r0
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d001      	beq.n	8014da4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8014da0:	f7f8 fa2a 	bl	800d1f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8014da4:	4805      	ldr	r0, [pc, #20]	; (8014dbc <MX_USB_DEVICE_Init+0x54>)
 8014da6:	f7fe ffa7 	bl	8013cf8 <USBD_Start>
 8014daa:	4603      	mov	r3, r0
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d001      	beq.n	8014db4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014db0:	f7f8 fa22 	bl	800d1f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8014db4:	bf00      	nop
 8014db6:	bd80      	pop	{r7, pc}
 8014db8:	200000b8 	.word	0x200000b8
 8014dbc:	200001d0 	.word	0x200001d0
 8014dc0:	20000014 	.word	0x20000014
 8014dc4:	20000108 	.word	0x20000108

08014dc8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014dc8:	b480      	push	{r7}
 8014dca:	b083      	sub	sp, #12
 8014dcc:	af00      	add	r7, sp, #0
 8014dce:	4603      	mov	r3, r0
 8014dd0:	6039      	str	r1, [r7, #0]
 8014dd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014dd4:	683b      	ldr	r3, [r7, #0]
 8014dd6:	2212      	movs	r2, #18
 8014dd8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8014dda:	4b03      	ldr	r3, [pc, #12]	; (8014de8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8014ddc:	4618      	mov	r0, r3
 8014dde:	370c      	adds	r7, #12
 8014de0:	46bd      	mov	sp, r7
 8014de2:	bc80      	pop	{r7}
 8014de4:	4770      	bx	lr
 8014de6:	bf00      	nop
 8014de8:	200000d4 	.word	0x200000d4

08014dec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014dec:	b480      	push	{r7}
 8014dee:	b083      	sub	sp, #12
 8014df0:	af00      	add	r7, sp, #0
 8014df2:	4603      	mov	r3, r0
 8014df4:	6039      	str	r1, [r7, #0]
 8014df6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014df8:	683b      	ldr	r3, [r7, #0]
 8014dfa:	2204      	movs	r2, #4
 8014dfc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014dfe:	4b03      	ldr	r3, [pc, #12]	; (8014e0c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014e00:	4618      	mov	r0, r3
 8014e02:	370c      	adds	r7, #12
 8014e04:	46bd      	mov	sp, r7
 8014e06:	bc80      	pop	{r7}
 8014e08:	4770      	bx	lr
 8014e0a:	bf00      	nop
 8014e0c:	200000e8 	.word	0x200000e8

08014e10 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014e10:	b580      	push	{r7, lr}
 8014e12:	b082      	sub	sp, #8
 8014e14:	af00      	add	r7, sp, #0
 8014e16:	4603      	mov	r3, r0
 8014e18:	6039      	str	r1, [r7, #0]
 8014e1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014e1c:	79fb      	ldrb	r3, [r7, #7]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d105      	bne.n	8014e2e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014e22:	683a      	ldr	r2, [r7, #0]
 8014e24:	4907      	ldr	r1, [pc, #28]	; (8014e44 <USBD_FS_ProductStrDescriptor+0x34>)
 8014e26:	4808      	ldr	r0, [pc, #32]	; (8014e48 <USBD_FS_ProductStrDescriptor+0x38>)
 8014e28:	f7ff fede 	bl	8014be8 <USBD_GetString>
 8014e2c:	e004      	b.n	8014e38 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014e2e:	683a      	ldr	r2, [r7, #0]
 8014e30:	4904      	ldr	r1, [pc, #16]	; (8014e44 <USBD_FS_ProductStrDescriptor+0x34>)
 8014e32:	4805      	ldr	r0, [pc, #20]	; (8014e48 <USBD_FS_ProductStrDescriptor+0x38>)
 8014e34:	f7ff fed8 	bl	8014be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014e38:	4b02      	ldr	r3, [pc, #8]	; (8014e44 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	3708      	adds	r7, #8
 8014e3e:	46bd      	mov	sp, r7
 8014e40:	bd80      	pop	{r7, pc}
 8014e42:	bf00      	nop
 8014e44:	20000494 	.word	0x20000494
 8014e48:	08015690 	.word	0x08015690

08014e4c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	b082      	sub	sp, #8
 8014e50:	af00      	add	r7, sp, #0
 8014e52:	4603      	mov	r3, r0
 8014e54:	6039      	str	r1, [r7, #0]
 8014e56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014e58:	683a      	ldr	r2, [r7, #0]
 8014e5a:	4904      	ldr	r1, [pc, #16]	; (8014e6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014e5c:	4804      	ldr	r0, [pc, #16]	; (8014e70 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014e5e:	f7ff fec3 	bl	8014be8 <USBD_GetString>
  return USBD_StrDesc;
 8014e62:	4b02      	ldr	r3, [pc, #8]	; (8014e6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014e64:	4618      	mov	r0, r3
 8014e66:	3708      	adds	r7, #8
 8014e68:	46bd      	mov	sp, r7
 8014e6a:	bd80      	pop	{r7, pc}
 8014e6c:	20000494 	.word	0x20000494
 8014e70:	080156a4 	.word	0x080156a4

08014e74 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014e74:	b580      	push	{r7, lr}
 8014e76:	b082      	sub	sp, #8
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	6039      	str	r1, [r7, #0]
 8014e7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014e80:	683b      	ldr	r3, [r7, #0]
 8014e82:	221a      	movs	r2, #26
 8014e84:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014e86:	f000 f843 	bl	8014f10 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8014e8a:	4b02      	ldr	r3, [pc, #8]	; (8014e94 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014e8c:	4618      	mov	r0, r3
 8014e8e:	3708      	adds	r7, #8
 8014e90:	46bd      	mov	sp, r7
 8014e92:	bd80      	pop	{r7, pc}
 8014e94:	200000ec 	.word	0x200000ec

08014e98 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014e98:	b580      	push	{r7, lr}
 8014e9a:	b082      	sub	sp, #8
 8014e9c:	af00      	add	r7, sp, #0
 8014e9e:	4603      	mov	r3, r0
 8014ea0:	6039      	str	r1, [r7, #0]
 8014ea2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014ea4:	79fb      	ldrb	r3, [r7, #7]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d105      	bne.n	8014eb6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014eaa:	683a      	ldr	r2, [r7, #0]
 8014eac:	4907      	ldr	r1, [pc, #28]	; (8014ecc <USBD_FS_ConfigStrDescriptor+0x34>)
 8014eae:	4808      	ldr	r0, [pc, #32]	; (8014ed0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014eb0:	f7ff fe9a 	bl	8014be8 <USBD_GetString>
 8014eb4:	e004      	b.n	8014ec0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014eb6:	683a      	ldr	r2, [r7, #0]
 8014eb8:	4904      	ldr	r1, [pc, #16]	; (8014ecc <USBD_FS_ConfigStrDescriptor+0x34>)
 8014eba:	4805      	ldr	r0, [pc, #20]	; (8014ed0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014ebc:	f7ff fe94 	bl	8014be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014ec0:	4b02      	ldr	r3, [pc, #8]	; (8014ecc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	3708      	adds	r7, #8
 8014ec6:	46bd      	mov	sp, r7
 8014ec8:	bd80      	pop	{r7, pc}
 8014eca:	bf00      	nop
 8014ecc:	20000494 	.word	0x20000494
 8014ed0:	080156b8 	.word	0x080156b8

08014ed4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	b082      	sub	sp, #8
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	4603      	mov	r3, r0
 8014edc:	6039      	str	r1, [r7, #0]
 8014ede:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014ee0:	79fb      	ldrb	r3, [r7, #7]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d105      	bne.n	8014ef2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014ee6:	683a      	ldr	r2, [r7, #0]
 8014ee8:	4907      	ldr	r1, [pc, #28]	; (8014f08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014eea:	4808      	ldr	r0, [pc, #32]	; (8014f0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014eec:	f7ff fe7c 	bl	8014be8 <USBD_GetString>
 8014ef0:	e004      	b.n	8014efc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014ef2:	683a      	ldr	r2, [r7, #0]
 8014ef4:	4904      	ldr	r1, [pc, #16]	; (8014f08 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014ef6:	4805      	ldr	r0, [pc, #20]	; (8014f0c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014ef8:	f7ff fe76 	bl	8014be8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014efc:	4b02      	ldr	r3, [pc, #8]	; (8014f08 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3708      	adds	r7, #8
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}
 8014f06:	bf00      	nop
 8014f08:	20000494 	.word	0x20000494
 8014f0c:	080156c4 	.word	0x080156c4

08014f10 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014f10:	b580      	push	{r7, lr}
 8014f12:	b084      	sub	sp, #16
 8014f14:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014f16:	4b0f      	ldr	r3, [pc, #60]	; (8014f54 <Get_SerialNum+0x44>)
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014f1c:	4b0e      	ldr	r3, [pc, #56]	; (8014f58 <Get_SerialNum+0x48>)
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014f22:	4b0e      	ldr	r3, [pc, #56]	; (8014f5c <Get_SerialNum+0x4c>)
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014f28:	68fa      	ldr	r2, [r7, #12]
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	4413      	add	r3, r2
 8014f2e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014f30:	68fb      	ldr	r3, [r7, #12]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d009      	beq.n	8014f4a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014f36:	2208      	movs	r2, #8
 8014f38:	4909      	ldr	r1, [pc, #36]	; (8014f60 <Get_SerialNum+0x50>)
 8014f3a:	68f8      	ldr	r0, [r7, #12]
 8014f3c:	f000 f814 	bl	8014f68 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014f40:	2204      	movs	r2, #4
 8014f42:	4908      	ldr	r1, [pc, #32]	; (8014f64 <Get_SerialNum+0x54>)
 8014f44:	68b8      	ldr	r0, [r7, #8]
 8014f46:	f000 f80f 	bl	8014f68 <IntToUnicode>
  }
}
 8014f4a:	bf00      	nop
 8014f4c:	3710      	adds	r7, #16
 8014f4e:	46bd      	mov	sp, r7
 8014f50:	bd80      	pop	{r7, pc}
 8014f52:	bf00      	nop
 8014f54:	1ffff7e8 	.word	0x1ffff7e8
 8014f58:	1ffff7ec 	.word	0x1ffff7ec
 8014f5c:	1ffff7f0 	.word	0x1ffff7f0
 8014f60:	200000ee 	.word	0x200000ee
 8014f64:	200000fe 	.word	0x200000fe

08014f68 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014f68:	b480      	push	{r7}
 8014f6a:	b087      	sub	sp, #28
 8014f6c:	af00      	add	r7, sp, #0
 8014f6e:	60f8      	str	r0, [r7, #12]
 8014f70:	60b9      	str	r1, [r7, #8]
 8014f72:	4613      	mov	r3, r2
 8014f74:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014f76:	2300      	movs	r3, #0
 8014f78:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014f7a:	2300      	movs	r3, #0
 8014f7c:	75fb      	strb	r3, [r7, #23]
 8014f7e:	e027      	b.n	8014fd0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014f80:	68fb      	ldr	r3, [r7, #12]
 8014f82:	0f1b      	lsrs	r3, r3, #28
 8014f84:	2b09      	cmp	r3, #9
 8014f86:	d80b      	bhi.n	8014fa0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	0f1b      	lsrs	r3, r3, #28
 8014f8c:	b2da      	uxtb	r2, r3
 8014f8e:	7dfb      	ldrb	r3, [r7, #23]
 8014f90:	005b      	lsls	r3, r3, #1
 8014f92:	4619      	mov	r1, r3
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	440b      	add	r3, r1
 8014f98:	3230      	adds	r2, #48	; 0x30
 8014f9a:	b2d2      	uxtb	r2, r2
 8014f9c:	701a      	strb	r2, [r3, #0]
 8014f9e:	e00a      	b.n	8014fb6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	0f1b      	lsrs	r3, r3, #28
 8014fa4:	b2da      	uxtb	r2, r3
 8014fa6:	7dfb      	ldrb	r3, [r7, #23]
 8014fa8:	005b      	lsls	r3, r3, #1
 8014faa:	4619      	mov	r1, r3
 8014fac:	68bb      	ldr	r3, [r7, #8]
 8014fae:	440b      	add	r3, r1
 8014fb0:	3237      	adds	r2, #55	; 0x37
 8014fb2:	b2d2      	uxtb	r2, r2
 8014fb4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	011b      	lsls	r3, r3, #4
 8014fba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014fbc:	7dfb      	ldrb	r3, [r7, #23]
 8014fbe:	005b      	lsls	r3, r3, #1
 8014fc0:	3301      	adds	r3, #1
 8014fc2:	68ba      	ldr	r2, [r7, #8]
 8014fc4:	4413      	add	r3, r2
 8014fc6:	2200      	movs	r2, #0
 8014fc8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014fca:	7dfb      	ldrb	r3, [r7, #23]
 8014fcc:	3301      	adds	r3, #1
 8014fce:	75fb      	strb	r3, [r7, #23]
 8014fd0:	7dfa      	ldrb	r2, [r7, #23]
 8014fd2:	79fb      	ldrb	r3, [r7, #7]
 8014fd4:	429a      	cmp	r2, r3
 8014fd6:	d3d3      	bcc.n	8014f80 <IntToUnicode+0x18>
  }
}
 8014fd8:	bf00      	nop
 8014fda:	bf00      	nop
 8014fdc:	371c      	adds	r7, #28
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bc80      	pop	{r7}
 8014fe2:	4770      	bx	lr

08014fe4 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8014fe4:	b480      	push	{r7}
 8014fe6:	b083      	sub	sp, #12
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	4603      	mov	r3, r0
 8014fec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8014fee:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8014ff0:	4618      	mov	r0, r3
 8014ff2:	370c      	adds	r7, #12
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	bc80      	pop	{r7}
 8014ff8:	4770      	bx	lr

08014ffa <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8014ffa:	b480      	push	{r7}
 8014ffc:	b085      	sub	sp, #20
 8014ffe:	af00      	add	r7, sp, #0
 8015000:	4603      	mov	r3, r0
 8015002:	60b9      	str	r1, [r7, #8]
 8015004:	607a      	str	r2, [r7, #4]
 8015006:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 8015008:	68bb      	ldr	r3, [r7, #8]
 801500a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 801500e:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015016:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 8015018:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801501a:	4618      	mov	r0, r3
 801501c:	3714      	adds	r7, #20
 801501e:	46bd      	mov	sp, r7
 8015020:	bc80      	pop	{r7}
 8015022:	4770      	bx	lr

08015024 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8015024:	b480      	push	{r7}
 8015026:	b083      	sub	sp, #12
 8015028:	af00      	add	r7, sp, #0
 801502a:	4603      	mov	r3, r0
 801502c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801502e:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8015030:	4618      	mov	r0, r3
 8015032:	370c      	adds	r7, #12
 8015034:	46bd      	mov	sp, r7
 8015036:	bc80      	pop	{r7}
 8015038:	4770      	bx	lr

0801503a <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 801503a:	b480      	push	{r7}
 801503c:	b083      	sub	sp, #12
 801503e:	af00      	add	r7, sp, #0
 8015040:	4603      	mov	r3, r0
 8015042:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8015044:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8015046:	4618      	mov	r0, r3
 8015048:	370c      	adds	r7, #12
 801504a:	46bd      	mov	sp, r7
 801504c:	bc80      	pop	{r7}
 801504e:	4770      	bx	lr

08015050 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8015050:	b480      	push	{r7}
 8015052:	b085      	sub	sp, #20
 8015054:	af00      	add	r7, sp, #0
 8015056:	60b9      	str	r1, [r7, #8]
 8015058:	607a      	str	r2, [r7, #4]
 801505a:	461a      	mov	r2, r3
 801505c:	4603      	mov	r3, r0
 801505e:	73fb      	strb	r3, [r7, #15]
 8015060:	4613      	mov	r3, r2
 8015062:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8015064:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015066:	4618      	mov	r0, r3
 8015068:	3714      	adds	r7, #20
 801506a:	46bd      	mov	sp, r7
 801506c:	bc80      	pop	{r7}
 801506e:	4770      	bx	lr

08015070 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8015070:	b480      	push	{r7}
 8015072:	b085      	sub	sp, #20
 8015074:	af00      	add	r7, sp, #0
 8015076:	60b9      	str	r1, [r7, #8]
 8015078:	607a      	str	r2, [r7, #4]
 801507a:	461a      	mov	r2, r3
 801507c:	4603      	mov	r3, r0
 801507e:	73fb      	strb	r3, [r7, #15]
 8015080:	4613      	mov	r3, r2
 8015082:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 8015084:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8015086:	4618      	mov	r0, r3
 8015088:	3714      	adds	r7, #20
 801508a:	46bd      	mov	sp, r7
 801508c:	bc80      	pop	{r7}
 801508e:	4770      	bx	lr

08015090 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8015090:	b480      	push	{r7}
 8015092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8015094:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8015096:	4618      	mov	r0, r3
 8015098:	46bd      	mov	sp, r7
 801509a:	bc80      	pop	{r7}
 801509c:	4770      	bx	lr
	...

080150a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80150a0:	b580      	push	{r7, lr}
 80150a2:	b084      	sub	sp, #16
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	4a0d      	ldr	r2, [pc, #52]	; (80150e4 <HAL_PCD_MspInit+0x44>)
 80150ae:	4293      	cmp	r3, r2
 80150b0:	d113      	bne.n	80150da <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80150b2:	4b0d      	ldr	r3, [pc, #52]	; (80150e8 <HAL_PCD_MspInit+0x48>)
 80150b4:	69db      	ldr	r3, [r3, #28]
 80150b6:	4a0c      	ldr	r2, [pc, #48]	; (80150e8 <HAL_PCD_MspInit+0x48>)
 80150b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80150bc:	61d3      	str	r3, [r2, #28]
 80150be:	4b0a      	ldr	r3, [pc, #40]	; (80150e8 <HAL_PCD_MspInit+0x48>)
 80150c0:	69db      	ldr	r3, [r3, #28]
 80150c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80150c6:	60fb      	str	r3, [r7, #12]
 80150c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 1, 0);
 80150ca:	2200      	movs	r2, #0
 80150cc:	2101      	movs	r1, #1
 80150ce:	2014      	movs	r0, #20
 80150d0:	f7f8 fc21 	bl	800d916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80150d4:	2014      	movs	r0, #20
 80150d6:	f7f8 fc3a 	bl	800d94e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80150da:	bf00      	nop
 80150dc:	3710      	adds	r7, #16
 80150de:	46bd      	mov	sp, r7
 80150e0:	bd80      	pop	{r7, pc}
 80150e2:	bf00      	nop
 80150e4:	40005c00 	.word	0x40005c00
 80150e8:	40021000 	.word	0x40021000

080150ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b082      	sub	sp, #8
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8015100:	4619      	mov	r1, r3
 8015102:	4610      	mov	r0, r2
 8015104:	f7fe fe40 	bl	8013d88 <USBD_LL_SetupStage>
}
 8015108:	bf00      	nop
 801510a:	3708      	adds	r7, #8
 801510c:	46bd      	mov	sp, r7
 801510e:	bd80      	pop	{r7, pc}

08015110 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015110:	b580      	push	{r7, lr}
 8015112:	b082      	sub	sp, #8
 8015114:	af00      	add	r7, sp, #0
 8015116:	6078      	str	r0, [r7, #4]
 8015118:	460b      	mov	r3, r1
 801511a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8015122:	78fa      	ldrb	r2, [r7, #3]
 8015124:	6879      	ldr	r1, [r7, #4]
 8015126:	4613      	mov	r3, r2
 8015128:	009b      	lsls	r3, r3, #2
 801512a:	4413      	add	r3, r2
 801512c:	00db      	lsls	r3, r3, #3
 801512e:	440b      	add	r3, r1
 8015130:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8015134:	681a      	ldr	r2, [r3, #0]
 8015136:	78fb      	ldrb	r3, [r7, #3]
 8015138:	4619      	mov	r1, r3
 801513a:	f7fe fe72 	bl	8013e22 <USBD_LL_DataOutStage>
}
 801513e:	bf00      	nop
 8015140:	3708      	adds	r7, #8
 8015142:	46bd      	mov	sp, r7
 8015144:	bd80      	pop	{r7, pc}

08015146 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015146:	b580      	push	{r7, lr}
 8015148:	b082      	sub	sp, #8
 801514a:	af00      	add	r7, sp, #0
 801514c:	6078      	str	r0, [r7, #4]
 801514e:	460b      	mov	r3, r1
 8015150:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8015158:	78fa      	ldrb	r2, [r7, #3]
 801515a:	6879      	ldr	r1, [r7, #4]
 801515c:	4613      	mov	r3, r2
 801515e:	009b      	lsls	r3, r3, #2
 8015160:	4413      	add	r3, r2
 8015162:	00db      	lsls	r3, r3, #3
 8015164:	440b      	add	r3, r1
 8015166:	333c      	adds	r3, #60	; 0x3c
 8015168:	681a      	ldr	r2, [r3, #0]
 801516a:	78fb      	ldrb	r3, [r7, #3]
 801516c:	4619      	mov	r1, r3
 801516e:	f7fe fec9 	bl	8013f04 <USBD_LL_DataInStage>
}
 8015172:	bf00      	nop
 8015174:	3708      	adds	r7, #8
 8015176:	46bd      	mov	sp, r7
 8015178:	bd80      	pop	{r7, pc}

0801517a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801517a:	b580      	push	{r7, lr}
 801517c:	b082      	sub	sp, #8
 801517e:	af00      	add	r7, sp, #0
 8015180:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8015188:	4618      	mov	r0, r3
 801518a:	f7fe ffd9 	bl	8014140 <USBD_LL_SOF>
}
 801518e:	bf00      	nop
 8015190:	3708      	adds	r7, #8
 8015192:	46bd      	mov	sp, r7
 8015194:	bd80      	pop	{r7, pc}

08015196 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015196:	b580      	push	{r7, lr}
 8015198:	b084      	sub	sp, #16
 801519a:	af00      	add	r7, sp, #0
 801519c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801519e:	2301      	movs	r3, #1
 80151a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	689b      	ldr	r3, [r3, #8]
 80151a6:	2b02      	cmp	r3, #2
 80151a8:	d001      	beq.n	80151ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80151aa:	f7f8 f825 	bl	800d1f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80151b4:	7bfa      	ldrb	r2, [r7, #15]
 80151b6:	4611      	mov	r1, r2
 80151b8:	4618      	mov	r0, r3
 80151ba:	f7fe ff89 	bl	80140d0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80151c4:	4618      	mov	r0, r3
 80151c6:	f7fe ff42 	bl	801404e <USBD_LL_Reset>
}
 80151ca:	bf00      	nop
 80151cc:	3710      	adds	r7, #16
 80151ce:	46bd      	mov	sp, r7
 80151d0:	bd80      	pop	{r7, pc}
	...

080151d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	b082      	sub	sp, #8
 80151d8:	af00      	add	r7, sp, #0
 80151da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80151e2:	4618      	mov	r0, r3
 80151e4:	f7fe ff83 	bl	80140ee <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	699b      	ldr	r3, [r3, #24]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d005      	beq.n	80151fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80151f0:	4b04      	ldr	r3, [pc, #16]	; (8015204 <HAL_PCD_SuspendCallback+0x30>)
 80151f2:	691b      	ldr	r3, [r3, #16]
 80151f4:	4a03      	ldr	r2, [pc, #12]	; (8015204 <HAL_PCD_SuspendCallback+0x30>)
 80151f6:	f043 0306 	orr.w	r3, r3, #6
 80151fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80151fc:	bf00      	nop
 80151fe:	3708      	adds	r7, #8
 8015200:	46bd      	mov	sp, r7
 8015202:	bd80      	pop	{r7, pc}
 8015204:	e000ed00 	.word	0xe000ed00

08015208 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b082      	sub	sp, #8
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8015216:	4618      	mov	r0, r3
 8015218:	f7fe ff7d 	bl	8014116 <USBD_LL_Resume>
}
 801521c:	bf00      	nop
 801521e:	3708      	adds	r7, #8
 8015220:	46bd      	mov	sp, r7
 8015222:	bd80      	pop	{r7, pc}

08015224 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015224:	b580      	push	{r7, lr}
 8015226:	b082      	sub	sp, #8
 8015228:	af00      	add	r7, sp, #0
 801522a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 801522c:	4a23      	ldr	r2, [pc, #140]	; (80152bc <USBD_LL_Init+0x98>)
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	4a21      	ldr	r2, [pc, #132]	; (80152bc <USBD_LL_Init+0x98>)
 8015238:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 801523c:	4b1f      	ldr	r3, [pc, #124]	; (80152bc <USBD_LL_Init+0x98>)
 801523e:	4a20      	ldr	r2, [pc, #128]	; (80152c0 <USBD_LL_Init+0x9c>)
 8015240:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8015242:	4b1e      	ldr	r3, [pc, #120]	; (80152bc <USBD_LL_Init+0x98>)
 8015244:	2208      	movs	r2, #8
 8015246:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8015248:	4b1c      	ldr	r3, [pc, #112]	; (80152bc <USBD_LL_Init+0x98>)
 801524a:	2202      	movs	r2, #2
 801524c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801524e:	4b1b      	ldr	r3, [pc, #108]	; (80152bc <USBD_LL_Init+0x98>)
 8015250:	2200      	movs	r2, #0
 8015252:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8015254:	4b19      	ldr	r3, [pc, #100]	; (80152bc <USBD_LL_Init+0x98>)
 8015256:	2200      	movs	r2, #0
 8015258:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801525a:	4b18      	ldr	r3, [pc, #96]	; (80152bc <USBD_LL_Init+0x98>)
 801525c:	2200      	movs	r2, #0
 801525e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8015260:	4816      	ldr	r0, [pc, #88]	; (80152bc <USBD_LL_Init+0x98>)
 8015262:	f7f8 fb8e 	bl	800d982 <HAL_PCD_Init>
 8015266:	4603      	mov	r3, r0
 8015268:	2b00      	cmp	r3, #0
 801526a:	d001      	beq.n	8015270 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 801526c:	f7f7 ffc4 	bl	800d1f8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015276:	2318      	movs	r3, #24
 8015278:	2200      	movs	r2, #0
 801527a:	2100      	movs	r1, #0
 801527c:	f7fa f8da 	bl	800f434 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015286:	2358      	movs	r3, #88	; 0x58
 8015288:	2200      	movs	r2, #0
 801528a:	2180      	movs	r1, #128	; 0x80
 801528c:	f7fa f8d2 	bl	800f434 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015296:	2398      	movs	r3, #152	; 0x98
 8015298:	2200      	movs	r2, #0
 801529a:	2181      	movs	r1, #129	; 0x81
 801529c:	f7fa f8ca 	bl	800f434 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80152a6:	23d8      	movs	r3, #216	; 0xd8
 80152a8:	2200      	movs	r2, #0
 80152aa:	2101      	movs	r1, #1
 80152ac:	f7fa f8c2 	bl	800f434 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 80152b0:	2300      	movs	r3, #0
}
 80152b2:	4618      	mov	r0, r3
 80152b4:	3708      	adds	r7, #8
 80152b6:	46bd      	mov	sp, r7
 80152b8:	bd80      	pop	{r7, pc}
 80152ba:	bf00      	nop
 80152bc:	20000694 	.word	0x20000694
 80152c0:	40005c00 	.word	0x40005c00

080152c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80152c4:	b580      	push	{r7, lr}
 80152c6:	b084      	sub	sp, #16
 80152c8:	af00      	add	r7, sp, #0
 80152ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80152cc:	2300      	movs	r3, #0
 80152ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80152d0:	2300      	movs	r3, #0
 80152d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80152da:	4618      	mov	r0, r3
 80152dc:	f7f8 fc50 	bl	800db80 <HAL_PCD_Start>
 80152e0:	4603      	mov	r3, r0
 80152e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80152e4:	7bfb      	ldrb	r3, [r7, #15]
 80152e6:	4618      	mov	r0, r3
 80152e8:	f000 f96e 	bl	80155c8 <USBD_Get_USB_Status>
 80152ec:	4603      	mov	r3, r0
 80152ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80152f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80152f2:	4618      	mov	r0, r3
 80152f4:	3710      	adds	r7, #16
 80152f6:	46bd      	mov	sp, r7
 80152f8:	bd80      	pop	{r7, pc}

080152fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80152fa:	b580      	push	{r7, lr}
 80152fc:	b084      	sub	sp, #16
 80152fe:	af00      	add	r7, sp, #0
 8015300:	6078      	str	r0, [r7, #4]
 8015302:	4608      	mov	r0, r1
 8015304:	4611      	mov	r1, r2
 8015306:	461a      	mov	r2, r3
 8015308:	4603      	mov	r3, r0
 801530a:	70fb      	strb	r3, [r7, #3]
 801530c:	460b      	mov	r3, r1
 801530e:	70bb      	strb	r3, [r7, #2]
 8015310:	4613      	mov	r3, r2
 8015312:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015314:	2300      	movs	r3, #0
 8015316:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015318:	2300      	movs	r3, #0
 801531a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015322:	78bb      	ldrb	r3, [r7, #2]
 8015324:	883a      	ldrh	r2, [r7, #0]
 8015326:	78f9      	ldrb	r1, [r7, #3]
 8015328:	f7f8 fda5 	bl	800de76 <HAL_PCD_EP_Open>
 801532c:	4603      	mov	r3, r0
 801532e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015330:	7bfb      	ldrb	r3, [r7, #15]
 8015332:	4618      	mov	r0, r3
 8015334:	f000 f948 	bl	80155c8 <USBD_Get_USB_Status>
 8015338:	4603      	mov	r3, r0
 801533a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801533c:	7bbb      	ldrb	r3, [r7, #14]
}
 801533e:	4618      	mov	r0, r3
 8015340:	3710      	adds	r7, #16
 8015342:	46bd      	mov	sp, r7
 8015344:	bd80      	pop	{r7, pc}

08015346 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015346:	b580      	push	{r7, lr}
 8015348:	b084      	sub	sp, #16
 801534a:	af00      	add	r7, sp, #0
 801534c:	6078      	str	r0, [r7, #4]
 801534e:	460b      	mov	r3, r1
 8015350:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015352:	2300      	movs	r3, #0
 8015354:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015356:	2300      	movs	r3, #0
 8015358:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015360:	78fa      	ldrb	r2, [r7, #3]
 8015362:	4611      	mov	r1, r2
 8015364:	4618      	mov	r0, r3
 8015366:	f7f8 fde3 	bl	800df30 <HAL_PCD_EP_Close>
 801536a:	4603      	mov	r3, r0
 801536c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801536e:	7bfb      	ldrb	r3, [r7, #15]
 8015370:	4618      	mov	r0, r3
 8015372:	f000 f929 	bl	80155c8 <USBD_Get_USB_Status>
 8015376:	4603      	mov	r3, r0
 8015378:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801537a:	7bbb      	ldrb	r3, [r7, #14]
}
 801537c:	4618      	mov	r0, r3
 801537e:	3710      	adds	r7, #16
 8015380:	46bd      	mov	sp, r7
 8015382:	bd80      	pop	{r7, pc}

08015384 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015384:	b580      	push	{r7, lr}
 8015386:	b084      	sub	sp, #16
 8015388:	af00      	add	r7, sp, #0
 801538a:	6078      	str	r0, [r7, #4]
 801538c:	460b      	mov	r3, r1
 801538e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015390:	2300      	movs	r3, #0
 8015392:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015394:	2300      	movs	r3, #0
 8015396:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801539e:	78fa      	ldrb	r2, [r7, #3]
 80153a0:	4611      	mov	r1, r2
 80153a2:	4618      	mov	r0, r3
 80153a4:	f7f8 ff3f 	bl	800e226 <HAL_PCD_EP_Flush>
 80153a8:	4603      	mov	r3, r0
 80153aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80153ac:	7bfb      	ldrb	r3, [r7, #15]
 80153ae:	4618      	mov	r0, r3
 80153b0:	f000 f90a 	bl	80155c8 <USBD_Get_USB_Status>
 80153b4:	4603      	mov	r3, r0
 80153b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80153b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80153ba:	4618      	mov	r0, r3
 80153bc:	3710      	adds	r7, #16
 80153be:	46bd      	mov	sp, r7
 80153c0:	bd80      	pop	{r7, pc}

080153c2 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80153c2:	b580      	push	{r7, lr}
 80153c4:	b084      	sub	sp, #16
 80153c6:	af00      	add	r7, sp, #0
 80153c8:	6078      	str	r0, [r7, #4]
 80153ca:	460b      	mov	r3, r1
 80153cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80153ce:	2300      	movs	r3, #0
 80153d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80153d2:	2300      	movs	r3, #0
 80153d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80153dc:	78fa      	ldrb	r2, [r7, #3]
 80153de:	4611      	mov	r1, r2
 80153e0:	4618      	mov	r0, r3
 80153e2:	f7f8 fe6c 	bl	800e0be <HAL_PCD_EP_SetStall>
 80153e6:	4603      	mov	r3, r0
 80153e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80153ea:	7bfb      	ldrb	r3, [r7, #15]
 80153ec:	4618      	mov	r0, r3
 80153ee:	f000 f8eb 	bl	80155c8 <USBD_Get_USB_Status>
 80153f2:	4603      	mov	r3, r0
 80153f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80153f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80153f8:	4618      	mov	r0, r3
 80153fa:	3710      	adds	r7, #16
 80153fc:	46bd      	mov	sp, r7
 80153fe:	bd80      	pop	{r7, pc}

08015400 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
 8015408:	460b      	mov	r3, r1
 801540a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801540c:	2300      	movs	r3, #0
 801540e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015410:	2300      	movs	r3, #0
 8015412:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801541a:	78fa      	ldrb	r2, [r7, #3]
 801541c:	4611      	mov	r1, r2
 801541e:	4618      	mov	r0, r3
 8015420:	f7f8 fead 	bl	800e17e <HAL_PCD_EP_ClrStall>
 8015424:	4603      	mov	r3, r0
 8015426:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015428:	7bfb      	ldrb	r3, [r7, #15]
 801542a:	4618      	mov	r0, r3
 801542c:	f000 f8cc 	bl	80155c8 <USBD_Get_USB_Status>
 8015430:	4603      	mov	r3, r0
 8015432:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015434:	7bbb      	ldrb	r3, [r7, #14]
}
 8015436:	4618      	mov	r0, r3
 8015438:	3710      	adds	r7, #16
 801543a:	46bd      	mov	sp, r7
 801543c:	bd80      	pop	{r7, pc}

0801543e <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801543e:	b480      	push	{r7}
 8015440:	b085      	sub	sp, #20
 8015442:	af00      	add	r7, sp, #0
 8015444:	6078      	str	r0, [r7, #4]
 8015446:	460b      	mov	r3, r1
 8015448:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015450:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015452:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015456:	2b00      	cmp	r3, #0
 8015458:	da0c      	bge.n	8015474 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801545a:	78fb      	ldrb	r3, [r7, #3]
 801545c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015460:	68f9      	ldr	r1, [r7, #12]
 8015462:	1c5a      	adds	r2, r3, #1
 8015464:	4613      	mov	r3, r2
 8015466:	009b      	lsls	r3, r3, #2
 8015468:	4413      	add	r3, r2
 801546a:	00db      	lsls	r3, r3, #3
 801546c:	440b      	add	r3, r1
 801546e:	3302      	adds	r3, #2
 8015470:	781b      	ldrb	r3, [r3, #0]
 8015472:	e00b      	b.n	801548c <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015474:	78fb      	ldrb	r3, [r7, #3]
 8015476:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801547a:	68f9      	ldr	r1, [r7, #12]
 801547c:	4613      	mov	r3, r2
 801547e:	009b      	lsls	r3, r3, #2
 8015480:	4413      	add	r3, r2
 8015482:	00db      	lsls	r3, r3, #3
 8015484:	440b      	add	r3, r1
 8015486:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 801548a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801548c:	4618      	mov	r0, r3
 801548e:	3714      	adds	r7, #20
 8015490:	46bd      	mov	sp, r7
 8015492:	bc80      	pop	{r7}
 8015494:	4770      	bx	lr

08015496 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015496:	b580      	push	{r7, lr}
 8015498:	b084      	sub	sp, #16
 801549a:	af00      	add	r7, sp, #0
 801549c:	6078      	str	r0, [r7, #4]
 801549e:	460b      	mov	r3, r1
 80154a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80154a2:	2300      	movs	r3, #0
 80154a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80154a6:	2300      	movs	r3, #0
 80154a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80154b0:	78fa      	ldrb	r2, [r7, #3]
 80154b2:	4611      	mov	r1, r2
 80154b4:	4618      	mov	r0, r3
 80154b6:	f7f8 fcb9 	bl	800de2c <HAL_PCD_SetAddress>
 80154ba:	4603      	mov	r3, r0
 80154bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80154be:	7bfb      	ldrb	r3, [r7, #15]
 80154c0:	4618      	mov	r0, r3
 80154c2:	f000 f881 	bl	80155c8 <USBD_Get_USB_Status>
 80154c6:	4603      	mov	r3, r0
 80154c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80154ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80154cc:	4618      	mov	r0, r3
 80154ce:	3710      	adds	r7, #16
 80154d0:	46bd      	mov	sp, r7
 80154d2:	bd80      	pop	{r7, pc}

080154d4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80154d4:	b580      	push	{r7, lr}
 80154d6:	b086      	sub	sp, #24
 80154d8:	af00      	add	r7, sp, #0
 80154da:	60f8      	str	r0, [r7, #12]
 80154dc:	607a      	str	r2, [r7, #4]
 80154de:	461a      	mov	r2, r3
 80154e0:	460b      	mov	r3, r1
 80154e2:	72fb      	strb	r3, [r7, #11]
 80154e4:	4613      	mov	r3, r2
 80154e6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80154e8:	2300      	movs	r3, #0
 80154ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80154ec:	2300      	movs	r3, #0
 80154ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80154f6:	893b      	ldrh	r3, [r7, #8]
 80154f8:	7af9      	ldrb	r1, [r7, #11]
 80154fa:	687a      	ldr	r2, [r7, #4]
 80154fc:	f7f8 fda8 	bl	800e050 <HAL_PCD_EP_Transmit>
 8015500:	4603      	mov	r3, r0
 8015502:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015504:	7dfb      	ldrb	r3, [r7, #23]
 8015506:	4618      	mov	r0, r3
 8015508:	f000 f85e 	bl	80155c8 <USBD_Get_USB_Status>
 801550c:	4603      	mov	r3, r0
 801550e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015510:	7dbb      	ldrb	r3, [r7, #22]
}
 8015512:	4618      	mov	r0, r3
 8015514:	3718      	adds	r7, #24
 8015516:	46bd      	mov	sp, r7
 8015518:	bd80      	pop	{r7, pc}

0801551a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801551a:	b580      	push	{r7, lr}
 801551c:	b086      	sub	sp, #24
 801551e:	af00      	add	r7, sp, #0
 8015520:	60f8      	str	r0, [r7, #12]
 8015522:	607a      	str	r2, [r7, #4]
 8015524:	461a      	mov	r2, r3
 8015526:	460b      	mov	r3, r1
 8015528:	72fb      	strb	r3, [r7, #11]
 801552a:	4613      	mov	r3, r2
 801552c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801552e:	2300      	movs	r3, #0
 8015530:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015532:	2300      	movs	r3, #0
 8015534:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801553c:	893b      	ldrh	r3, [r7, #8]
 801553e:	7af9      	ldrb	r1, [r7, #11]
 8015540:	687a      	ldr	r2, [r7, #4]
 8015542:	f7f8 fd3d 	bl	800dfc0 <HAL_PCD_EP_Receive>
 8015546:	4603      	mov	r3, r0
 8015548:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801554a:	7dfb      	ldrb	r3, [r7, #23]
 801554c:	4618      	mov	r0, r3
 801554e:	f000 f83b 	bl	80155c8 <USBD_Get_USB_Status>
 8015552:	4603      	mov	r3, r0
 8015554:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015556:	7dbb      	ldrb	r3, [r7, #22]
}
 8015558:	4618      	mov	r0, r3
 801555a:	3718      	adds	r7, #24
 801555c:	46bd      	mov	sp, r7
 801555e:	bd80      	pop	{r7, pc}

08015560 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015560:	b580      	push	{r7, lr}
 8015562:	b082      	sub	sp, #8
 8015564:	af00      	add	r7, sp, #0
 8015566:	6078      	str	r0, [r7, #4]
 8015568:	460b      	mov	r3, r1
 801556a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015572:	78fa      	ldrb	r2, [r7, #3]
 8015574:	4611      	mov	r1, r2
 8015576:	4618      	mov	r0, r3
 8015578:	f7f8 fd53 	bl	800e022 <HAL_PCD_EP_GetRxCount>
 801557c:	4603      	mov	r3, r0
}
 801557e:	4618      	mov	r0, r3
 8015580:	3708      	adds	r7, #8
 8015582:	46bd      	mov	sp, r7
 8015584:	bd80      	pop	{r7, pc}
	...

08015588 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015588:	b480      	push	{r7}
 801558a:	b083      	sub	sp, #12
 801558c:	af00      	add	r7, sp, #0
 801558e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015590:	4b02      	ldr	r3, [pc, #8]	; (801559c <USBD_static_malloc+0x14>)
}
 8015592:	4618      	mov	r0, r3
 8015594:	370c      	adds	r7, #12
 8015596:	46bd      	mov	sp, r7
 8015598:	bc80      	pop	{r7}
 801559a:	4770      	bx	lr
 801559c:	20000984 	.word	0x20000984

080155a0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80155a0:	b480      	push	{r7}
 80155a2:	b083      	sub	sp, #12
 80155a4:	af00      	add	r7, sp, #0
 80155a6:	6078      	str	r0, [r7, #4]

}
 80155a8:	bf00      	nop
 80155aa:	370c      	adds	r7, #12
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bc80      	pop	{r7}
 80155b0:	4770      	bx	lr

080155b2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80155b2:	b480      	push	{r7}
 80155b4:	b083      	sub	sp, #12
 80155b6:	af00      	add	r7, sp, #0
 80155b8:	6078      	str	r0, [r7, #4]
 80155ba:	460b      	mov	r3, r1
 80155bc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80155be:	bf00      	nop
 80155c0:	370c      	adds	r7, #12
 80155c2:	46bd      	mov	sp, r7
 80155c4:	bc80      	pop	{r7}
 80155c6:	4770      	bx	lr

080155c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80155c8:	b480      	push	{r7}
 80155ca:	b085      	sub	sp, #20
 80155cc:	af00      	add	r7, sp, #0
 80155ce:	4603      	mov	r3, r0
 80155d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80155d2:	2300      	movs	r3, #0
 80155d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80155d6:	79fb      	ldrb	r3, [r7, #7]
 80155d8:	2b03      	cmp	r3, #3
 80155da:	d817      	bhi.n	801560c <USBD_Get_USB_Status+0x44>
 80155dc:	a201      	add	r2, pc, #4	; (adr r2, 80155e4 <USBD_Get_USB_Status+0x1c>)
 80155de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155e2:	bf00      	nop
 80155e4:	080155f5 	.word	0x080155f5
 80155e8:	080155fb 	.word	0x080155fb
 80155ec:	08015601 	.word	0x08015601
 80155f0:	08015607 	.word	0x08015607
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80155f4:	2300      	movs	r3, #0
 80155f6:	73fb      	strb	r3, [r7, #15]
    break;
 80155f8:	e00b      	b.n	8015612 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80155fa:	2302      	movs	r3, #2
 80155fc:	73fb      	strb	r3, [r7, #15]
    break;
 80155fe:	e008      	b.n	8015612 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015600:	2301      	movs	r3, #1
 8015602:	73fb      	strb	r3, [r7, #15]
    break;
 8015604:	e005      	b.n	8015612 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015606:	2302      	movs	r3, #2
 8015608:	73fb      	strb	r3, [r7, #15]
    break;
 801560a:	e002      	b.n	8015612 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801560c:	2302      	movs	r3, #2
 801560e:	73fb      	strb	r3, [r7, #15]
    break;
 8015610:	bf00      	nop
  }
  return usb_status;
 8015612:	7bfb      	ldrb	r3, [r7, #15]
}
 8015614:	4618      	mov	r0, r3
 8015616:	3714      	adds	r7, #20
 8015618:	46bd      	mov	sp, r7
 801561a:	bc80      	pop	{r7}
 801561c:	4770      	bx	lr
 801561e:	bf00      	nop

08015620 <memset>:
 8015620:	4603      	mov	r3, r0
 8015622:	4402      	add	r2, r0
 8015624:	4293      	cmp	r3, r2
 8015626:	d100      	bne.n	801562a <memset+0xa>
 8015628:	4770      	bx	lr
 801562a:	f803 1b01 	strb.w	r1, [r3], #1
 801562e:	e7f9      	b.n	8015624 <memset+0x4>

08015630 <__libc_init_array>:
 8015630:	b570      	push	{r4, r5, r6, lr}
 8015632:	2600      	movs	r6, #0
 8015634:	4d0c      	ldr	r5, [pc, #48]	; (8015668 <__libc_init_array+0x38>)
 8015636:	4c0d      	ldr	r4, [pc, #52]	; (801566c <__libc_init_array+0x3c>)
 8015638:	1b64      	subs	r4, r4, r5
 801563a:	10a4      	asrs	r4, r4, #2
 801563c:	42a6      	cmp	r6, r4
 801563e:	d109      	bne.n	8015654 <__libc_init_array+0x24>
 8015640:	f000 f81a 	bl	8015678 <_init>
 8015644:	2600      	movs	r6, #0
 8015646:	4d0a      	ldr	r5, [pc, #40]	; (8015670 <__libc_init_array+0x40>)
 8015648:	4c0a      	ldr	r4, [pc, #40]	; (8015674 <__libc_init_array+0x44>)
 801564a:	1b64      	subs	r4, r4, r5
 801564c:	10a4      	asrs	r4, r4, #2
 801564e:	42a6      	cmp	r6, r4
 8015650:	d105      	bne.n	801565e <__libc_init_array+0x2e>
 8015652:	bd70      	pop	{r4, r5, r6, pc}
 8015654:	f855 3b04 	ldr.w	r3, [r5], #4
 8015658:	4798      	blx	r3
 801565a:	3601      	adds	r6, #1
 801565c:	e7ee      	b.n	801563c <__libc_init_array+0xc>
 801565e:	f855 3b04 	ldr.w	r3, [r5], #4
 8015662:	4798      	blx	r3
 8015664:	3601      	adds	r6, #1
 8015666:	e7f2      	b.n	801564e <__libc_init_array+0x1e>
 8015668:	080157bc 	.word	0x080157bc
 801566c:	080157bc 	.word	0x080157bc
 8015670:	080157bc 	.word	0x080157bc
 8015674:	080157c0 	.word	0x080157c0

08015678 <_init>:
 8015678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801567a:	bf00      	nop
 801567c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801567e:	bc08      	pop	{r3}
 8015680:	469e      	mov	lr, r3
 8015682:	4770      	bx	lr

08015684 <_fini>:
 8015684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015686:	bf00      	nop
 8015688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801568a:	bc08      	pop	{r3}
 801568c:	469e      	mov	lr, r3
 801568e:	4770      	bx	lr
