===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.8340 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9133 ( 18.3%)    3.9133 ( 23.2%)  FIR Parser
   10.5792 ( 49.4%)    7.3172 ( 43.5%)  'firrtl.circuit' Pipeline
    1.7965 (  8.4%)    0.8999 (  5.3%)    'firrtl.module' Pipeline
    1.6254 (  7.6%)    0.8155 (  4.8%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1669 (  0.8%)    0.0843 (  0.5%)      LowerCHIRRTL
    0.1263 (  0.6%)    0.1263 (  0.8%)    InferWidths
    0.7149 (  3.3%)    0.7149 (  4.2%)    InferResets
    0.0419 (  0.2%)    0.0419 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5973 (  2.8%)    0.5973 (  3.5%)    LowerFIRRTLTypes
    3.3223 ( 15.5%)    1.6669 (  9.9%)    'firrtl.module' Pipeline
    1.6558 (  7.7%)    0.8376 (  5.0%)      ExpandWhens
    1.6623 (  7.8%)    0.8468 (  5.0%)      Canonicalizer
    0.4560 (  2.1%)    0.4560 (  2.7%)    Inliner
    2.1437 ( 10.0%)    2.1437 ( 12.7%)    IMConstProp
    0.0383 (  0.2%)    0.0383 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4101 (  6.6%)    0.7068 (  4.2%)    'firrtl.module' Pipeline
    1.4076 (  6.6%)    0.7055 (  4.2%)      Canonicalizer
    0.9143 (  4.3%)    0.9143 (  5.4%)  LowerFIRRTLToHW
    0.2048 (  1.0%)    0.2048 (  1.2%)  HWMemSimImpl
    2.2614 ( 10.6%)    1.1310 (  6.7%)  'hw.module' Pipeline
    0.0555 (  0.3%)    0.0289 (  0.2%)    HWCleanup
    0.7507 (  3.5%)    0.3774 (  2.2%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.4355 (  6.7%)    0.7186 (  4.3%)    Canonicalizer
    0.0103 (  0.0%)    0.0052 (  0.0%)    HWLegalizeModules
    0.3636 (  1.7%)    0.3636 (  2.2%)  HWLegalizeNames
    0.4126 (  1.9%)    0.2065 (  1.2%)  'hw.module' Pipeline
    0.4090 (  1.9%)    0.2048 (  1.2%)    PrettifyVerilog
    2.7727 ( 12.9%)    2.7727 ( 16.5%)  ExportVerilog emission
    0.0064 (  0.0%)    0.0064 (  0.0%)  Rest
   21.4325 (100.0%)   16.8340 (100.0%)  Total

{
  totalTime: 16.875,
  maxMemory: 865263616
}
