#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1adef90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ad2d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1b14270 .functor NOT 1, L_0x1b15aa0, C4<0>, C4<0>, C4<0>;
L_0x1b15800 .functor XOR 1, L_0x1b156a0, L_0x1b15760, C4<0>, C4<0>;
L_0x1b15990 .functor XOR 1, L_0x1b15800, L_0x1b158c0, C4<0>, C4<0>;
v0x1b135a0_0 .net *"_ivl_10", 0 0, L_0x1b158c0;  1 drivers
v0x1b136a0_0 .net *"_ivl_12", 0 0, L_0x1b15990;  1 drivers
v0x1b13780_0 .net *"_ivl_2", 0 0, L_0x1b155e0;  1 drivers
v0x1b13870_0 .net *"_ivl_4", 0 0, L_0x1b156a0;  1 drivers
v0x1b13950_0 .net *"_ivl_6", 0 0, L_0x1b15760;  1 drivers
v0x1b13a80_0 .net *"_ivl_8", 0 0, L_0x1b15800;  1 drivers
v0x1b13b60_0 .var "clk", 0 0;
v0x1b13c00_0 .var/2u "stats1", 159 0;
v0x1b13cc0_0 .var/2u "strobe", 0 0;
v0x1b13e10_0 .net "tb_match", 0 0, L_0x1b15aa0;  1 drivers
v0x1b13ed0_0 .net "tb_mismatch", 0 0, L_0x1b14270;  1 drivers
v0x1b13f90_0 .net "x", 0 0, v0x1b10b90_0;  1 drivers
v0x1b14030_0 .net "y", 0 0, v0x1b10c50_0;  1 drivers
v0x1b140d0_0 .net "z_dut", 0 0, L_0x1b15480;  1 drivers
v0x1b141a0_0 .net "z_ref", 0 0, L_0x1b143e0;  1 drivers
L_0x1b155e0 .concat [ 1 0 0 0], L_0x1b143e0;
L_0x1b156a0 .concat [ 1 0 0 0], L_0x1b143e0;
L_0x1b15760 .concat [ 1 0 0 0], L_0x1b15480;
L_0x1b158c0 .concat [ 1 0 0 0], L_0x1b143e0;
L_0x1b15aa0 .cmp/eeq 1, L_0x1b155e0, L_0x1b15990;
S_0x1ae69c0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1ad2d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b14340 .functor NOT 1, v0x1b10c50_0, C4<0>, C4<0>, C4<0>;
L_0x1b143e0 .functor OR 1, v0x1b10b90_0, L_0x1b14340, C4<0>, C4<0>;
v0x1ae0470_0 .net *"_ivl_0", 0 0, L_0x1b14340;  1 drivers
v0x1ae0510_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b10690_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b10730_0 .net "z", 0 0, L_0x1b143e0;  alias, 1 drivers
S_0x1b10870 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1ad2d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1b10ab0_0 .net "clk", 0 0, v0x1b13b60_0;  1 drivers
v0x1b10b90_0 .var "x", 0 0;
v0x1b10c50_0 .var "y", 0 0;
E_0x1abc1d0 .event negedge, v0x1b10ab0_0;
E_0x1abe650/0 .event negedge, v0x1b10ab0_0;
E_0x1abe650/1 .event posedge, v0x1b10ab0_0;
E_0x1abe650 .event/or E_0x1abe650/0, E_0x1abe650/1;
S_0x1b10cf0 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1ad2d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b15380 .functor OR 1, L_0x1b14640, L_0x1b14a40, C4<0>, C4<0>;
L_0x1b153f0 .functor AND 1, L_0x1b14c10, L_0x1b15220, C4<1>, C4<1>;
L_0x1b15480 .functor XOR 1, L_0x1b15380, L_0x1b153f0, C4<0>, C4<0>;
v0x1b12c60_0 .net *"_ivl_0", 0 0, L_0x1b15380;  1 drivers
v0x1b12d40_0 .net *"_ivl_2", 0 0, L_0x1b153f0;  1 drivers
v0x1b12e20_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b12ec0_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b12f60_0 .net "z", 0 0, L_0x1b15480;  alias, 1 drivers
v0x1b13050_0 .net "z1", 0 0, L_0x1b14640;  1 drivers
v0x1b130f0_0 .net "z2", 0 0, L_0x1b14a40;  1 drivers
v0x1b131c0_0 .net "z3", 0 0, L_0x1b14c10;  1 drivers
v0x1b13290_0 .net "z4", 0 0, L_0x1b15220;  1 drivers
S_0x1b10ed0 .scope module, "inst1" "module_A" 4 27, 4 1 0, S_0x1b10cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b145b0 .functor XOR 1, v0x1b10b90_0, v0x1b10c50_0, C4<0>, C4<0>;
L_0x1b14640 .functor AND 1, L_0x1b145b0, v0x1b10b90_0, C4<1>, C4<1>;
v0x1b11140_0 .net *"_ivl_0", 0 0, L_0x1b145b0;  1 drivers
v0x1b11240_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b11350_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b11440_0 .net "z", 0 0, L_0x1b14640;  alias, 1 drivers
S_0x1b11540 .scope module, "inst2" "module_B" 4 33, 4 10 0, S_0x1b10cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b14770 .functor NOT 1, v0x1b10c50_0, C4<0>, C4<0>, C4<0>;
L_0x1b14800 .functor AND 1, v0x1b10b90_0, L_0x1b14770, C4<1>, C4<1>;
L_0x1b148e0 .functor NOT 1, v0x1b10b90_0, C4<0>, C4<0>, C4<0>;
L_0x1b14950 .functor AND 1, L_0x1b148e0, v0x1b10c50_0, C4<1>, C4<1>;
L_0x1b14a40 .functor OR 1, L_0x1b14800, L_0x1b14950, C4<0>, C4<0>;
v0x1b11790_0 .net *"_ivl_0", 0 0, L_0x1b14770;  1 drivers
v0x1b11890_0 .net *"_ivl_2", 0 0, L_0x1b14800;  1 drivers
v0x1b11970_0 .net *"_ivl_4", 0 0, L_0x1b148e0;  1 drivers
v0x1b11a30_0 .net *"_ivl_6", 0 0, L_0x1b14950;  1 drivers
v0x1b11b10_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b11c00_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b11ca0_0 .net "z", 0 0, L_0x1b14a40;  alias, 1 drivers
S_0x1b11de0 .scope module, "inst3" "module_A" 4 39, 4 1 0, S_0x1b10cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b14ba0 .functor XOR 1, v0x1b10b90_0, v0x1b10c50_0, C4<0>, C4<0>;
L_0x1b14c10 .functor AND 1, L_0x1b14ba0, v0x1b10b90_0, C4<1>, C4<1>;
v0x1b12030_0 .net *"_ivl_0", 0 0, L_0x1b14ba0;  1 drivers
v0x1b12110_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b121d0_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b12330_0 .net "z", 0 0, L_0x1b14c10;  alias, 1 drivers
S_0x1b12430 .scope module, "inst4" "module_B" 4 45, 4 10 0, S_0x1b10cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b14d40 .functor NOT 1, v0x1b10c50_0, C4<0>, C4<0>, C4<0>;
L_0x1b14dd0 .functor AND 1, v0x1b10b90_0, L_0x1b14d40, C4<1>, C4<1>;
L_0x1b14eb0 .functor NOT 1, v0x1b10b90_0, C4<0>, C4<0>, C4<0>;
L_0x1b15130 .functor AND 1, L_0x1b14eb0, v0x1b10c50_0, C4<1>, C4<1>;
L_0x1b15220 .functor OR 1, L_0x1b14dd0, L_0x1b15130, C4<0>, C4<0>;
v0x1b12630_0 .net *"_ivl_0", 0 0, L_0x1b14d40;  1 drivers
v0x1b12730_0 .net *"_ivl_2", 0 0, L_0x1b14dd0;  1 drivers
v0x1b12810_0 .net *"_ivl_4", 0 0, L_0x1b14eb0;  1 drivers
v0x1b12900_0 .net *"_ivl_6", 0 0, L_0x1b15130;  1 drivers
v0x1b129e0_0 .net "x", 0 0, v0x1b10b90_0;  alias, 1 drivers
v0x1b12a80_0 .net "y", 0 0, v0x1b10c50_0;  alias, 1 drivers
v0x1b12b20_0 .net "z", 0 0, L_0x1b15220;  alias, 1 drivers
S_0x1b133f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1ad2d40;
 .timescale -12 -12;
E_0x1abe790 .event anyedge, v0x1b13cc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b13cc0_0;
    %nor/r;
    %assign/vec4 v0x1b13cc0_0, 0;
    %wait E_0x1abe790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b10870;
T_1 ;
    %wait E_0x1abe650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b10c50_0, 0;
    %assign/vec4 v0x1b10b90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b10870;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1abc1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1ad2d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b13b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b13cc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ad2d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b13b60_0;
    %inv;
    %store/vec4 v0x1b13b60_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1ad2d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b10ab0_0, v0x1b13ed0_0, v0x1b13f90_0, v0x1b14030_0, v0x1b141a0_0, v0x1b140d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ad2d40;
T_6 ;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1ad2d40;
T_7 ;
    %wait E_0x1abe650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b13c00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13c00_0, 4, 32;
    %load/vec4 v0x1b13e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13c00_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b13c00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13c00_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1b141a0_0;
    %load/vec4 v0x1b141a0_0;
    %load/vec4 v0x1b140d0_0;
    %xor;
    %load/vec4 v0x1b141a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13c00_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1b13c00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13c00_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/mt2015_q4/iter0/response8/top_module.sv";
