Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 30 22:13:57 2022
| Host         : EECS-DIGITAL-03 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.Pg0yjK/obj/routerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (17)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: parse/nextShapeData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.457        0.000                      0                   55        0.250        0.000                      0                   55        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider         15.457        0.000                      0                   55        0.250        0.000                      0                   55        9.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :            0  Failing Endpoints,  Worst Slack       15.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.457ns  (required time - arrival time)
  Source:                 ssc/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ssc/segment_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 2.385ns (52.577%)  route 2.151ns (47.423%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, routed)          1.724    -0.816    ssc/ethclk
    SLICE_X0Y91          FDRE                                         r  ssc/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ssc/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.349     0.990    ssc/segment_counter[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.570 r  ssc/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.570    ssc/segment_counter0_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.684 r  ssc/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.684    ssc/segment_counter0_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.798 r  ssc/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.798    ssc/segment_counter0_carry__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.912 r  ssc/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.912    ssc/segment_counter0_carry__2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.026 r  ssc/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.026    ssc/segment_counter0_carry__3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  ssc/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.140    ssc/segment_counter0_carry__4_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  ssc/segment_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.254    ssc/segment_counter0_carry__5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.588 r  ssc/segment_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.802     3.390    ssc/data0[30]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.331     3.721 r  ssc/segment_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.721    ssc/segment_counter_0[30]
    SLICE_X0Y91          FDRE                                         r  ssc/segment_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, routed)          1.604    18.584    ssc/ethclk
    SLICE_X0Y91          FDRE                                         r  ssc/segment_counter_reg[30]/C
                         clock pessimism              0.600    19.184    
                         clock uncertainty           -0.082    19.103    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.075    19.178    ssc/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         19.178    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 15.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssc/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ssc/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethclk_divider rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.562    ssc/ethclk
    SLICE_X1Y88          FDSE                                         r  ssc/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141    -0.421 r  ssc/segment_state_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.251    ssc/segment_state[0]
    SLICE_X1Y88          FDRE                                         r  ssc/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  eth_clk_gen/clkout1_buf/O
                         net (fo=62, routed)          0.875    -0.798    ssc/ethclk
    SLICE_X1Y88          FDRE                                         r  ssc/segment_state_reg[1]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.061    -0.501    ssc/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_clk_gen/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y74      parse/dInst_reg[iType][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y74      parse/dInst_reg[iType][0]/C



