vhdl xil_defaultlib  \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_rst_ps7_0_100M_0/sim/W2812b_design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_axi_gpio_0_0/sim/W2812b_design_1_axi_gpio_0_0.vhd" \
"../../../bd/W2812b_design_1/ipshared/2f84/src/WS2812_controller.vhd" \
"../../../bd/W2812b_design_1/ipshared/2f84/hdl/myW2812bDesignIP_v1_0_S00_AXI.vhd" \
"../../../bd/W2812b_design_1/ipshared/2f84/hdl/myW2812bDesignIP_v1_0.vhd" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_myW2812bDesignIP_0_1/sim/W2812b_design_1_myW2812bDesignIP_0_1.vhd" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_myW2812bDesignIP_1_0/sim/W2812b_design_1_myW2812bDesignIP_1_0.vhd" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_myW2812bDesignIP_2_0/sim/W2812b_design_1_myW2812bDesignIP_2_0.vhd" \
"../../../bd/W2812b_design_1/ip/W2812b_design_1_myW2812bDesignIP_3_0/sim/W2812b_design_1_myW2812bDesignIP_3_0.vhd" \
"../../../bd/W2812b_design_1/sim/W2812b_design_1.vhd" \

nosort
