// modular intergration configuration

// number of chiplets
chiplet_num = 4;

topology = chiplet_network;


chiplet_configs = {chiplet_0.cfg,chiplet_1.cfg,chiplet_2.cfg,chiplet_3.cfg};


// active interposer
integration_file = integration_active_file;
interposer_config = interposer.cfg;

// passive interposer
// integration_file = integration_passive_file;
// routing_function_chiplet = chip_level_dor_mesh;



// chiplet interface
interface = ucie;

ucie_flit_size = 4;
ucie_serdes_ratio = 4;
ucie_lane_width = 0.5;
ucie_error_rate = 0.4;


ucie_tx_fifo_depth = 16;
ucie_tx_pipe_fifo_depth = 16;
ucie_rx_fifo_depth = 16;
ucie_tx_fdi_fifo_depth = 16;
ucie_retry_buffer_depth = 64;







// including the basic simulation parameters

traffic = uniform;

sim_type = chiplet;
router = chiplet;

sample_period = 1000;
injection_rate = 0.001;
injection_rate_uses_flits = 1;

// number of bytes per packet in UniCNet
packet_size = 6;

enable_parallel = 1;
num_threads = 16;
