
*** Running vivado
    with args -log pcie_7x_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie_7x_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source pcie_7x_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1380.258 ; gain = 36.836 ; free physical = 5408 ; free virtual = 11768
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pcie_7x_0
Command: synth_design -top pcie_7x_0 -part xc7a35tfgg484-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75465
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.824 ; gain = 404.684 ; free physical = 4387 ; free virtual = 10747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/synth/pcie_7x_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie2_top' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_core_top' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_top' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:253]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_rx' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_tx' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_axi_basic_top' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_7x' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:139]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:140]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:131513]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/tools/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:106677]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_7x' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie_top' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_top' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:191]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_wrapper' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_clock' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_clock.v:67]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2012]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_clock' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_clock.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_reset' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_reset' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_reset' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_reset' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_rate' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_rate' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_pipe_drp' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_pipe_drp' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_eq' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:402]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_rxeq_scan' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_rxeq_scan' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_eq' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_common' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_drp' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_drp' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_qpll_wrapper' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50886]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_qpll_wrapper' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_common' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_user' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
INFO: [Synth 8-226] default block is never used [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v:354]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_user' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_pipe_sync' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_sync' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gt_wrapper' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50184]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:50184]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_wrapper' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pipe_wrapper' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_gt_top' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_core_top' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0_pcie2_top' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0' (0#1) [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/synth/pcie_7x_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:421]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:655]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:528]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:135]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:145]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_clock.v:590]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v:562]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:1660]
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_7x_0_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_7x_0_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_7x_0_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.762 ; gain = 529.621 ; free physical = 4222 ; free virtual = 10586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.637 ; gain = 541.496 ; free physical = 4222 ; free virtual = 10586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.637 ; gain = 541.496 ; free physical = 4222 ; free virtual = 10586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2273.574 ; gain = 0.000 ; free physical = 4221 ; free virtual = 10585
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:133]
Finished Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.runs/pcie_7x_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.runs/pcie_7x_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.gen/sources_1/ip/pcie_7x_0/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.418 ; gain = 0.000 ; free physical = 4211 ; free virtual = 10576
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2395.453 ; gain = 0.000 ; free physical = 4211 ; free virtual = 10575
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4199 ; free virtual = 10564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4199 ; free virtual = 10564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.runs/pcie_7x_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4199 ; free virtual = 10564
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'pcie_7x_0_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4201 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 247   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  24 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 55    
	   6 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 7     
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_7x_0_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4185 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4169 ; free virtual = 10536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4121 ; free virtual = 10495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4131 ; free virtual = 10506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4125 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4125 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|pcie_7x_0_pcie2_top | inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |    12|
|4     |GTPE2_CHANNEL |     1|
|5     |GTPE2_COMMON  |     1|
|6     |LUT1          |    36|
|7     |LUT2          |   113|
|8     |LUT3          |   154|
|9     |LUT4          |    87|
|10    |LUT5          |   135|
|11    |LUT6          |   120|
|12    |MMCME2_ADV    |     1|
|13    |PCIE_2        |     1|
|14    |RAMB36E1      |     8|
|15    |SRL16E        |     6|
|16    |SRLC32E       |     7|
|17    |FDCE          |     9|
|18    |FDPE          |     2|
|19    |FDRE          |  1019|
|20    |FDSE          |    39|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 731 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2395.453 ; gain = 541.496 ; free physical = 4127 ; free virtual = 10499
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2395.453 ; gain = 669.312 ; free physical = 4127 ; free virtual = 10499
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2395.453 ; gain = 0.000 ; free physical = 4412 ; free virtual = 10785
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.309 ; gain = 0.000 ; free physical = 4410 ; free virtual = 10785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3b845843
INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2423.344 ; gain = 1025.273 ; free physical = 4410 ; free virtual = 10785
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2026.956; main = 1702.090; forked = 377.862
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3385.652; main = 2423.312; forked = 990.230
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.320 ; gain = 0.000 ; free physical = 4410 ; free virtual = 10785
INFO: [Common 17-1381] The checkpoint '/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.runs/pcie_7x_0_synth_1/pcie_7x_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pcie_7x_0, cache-ID = 13b66d66e1b51c5f
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.320 ; gain = 0.000 ; free physical = 4417 ; free virtual = 10785
INFO: [Common 17-1381] The checkpoint '/home/jam/Downloads/PCILeech_Italian/PCIeSquirrel_Ufrisk/pcileech_squirrel/pcileech_squirrel.runs/pcie_7x_0_synth_1/pcie_7x_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pcie_7x_0_utilization_synth.rpt -pb pcie_7x_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 16:08:01 2024...
