TimeQuest Timing Analyzer report for UA3REO
Mon Oct 08 21:01:00 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 32. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 45. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 46. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths Summary
 62. Clock Status Summary
 63. Unconstrained Input Ports
 64. Unconstrained Output Ports
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; UA3REO                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE22E22C8                                                     ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.1%      ;
;     Processor 3            ;  11.6%      ;
;     Processor 4            ;   8.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC.sdc       ; OK     ; Mon Oct 08 21:00:54 2018 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; clk_sys                                                ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                          ; { clk_sys }                                                ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833    ; 48.0 MHz  ; 0.000 ; 10.416    ; 50.00      ; 25        ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 520.833   ; 1.92 MHz  ; 0.000 ; 260.416   ; 50.00      ; 625       ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] } ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 208.333   ; 4.8 MHz   ; 0.000 ; 104.166   ; 50.00      ; 125       ; 12          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20833.333 ; 0.05 MHz  ; 0.000 ; 10416.666 ; 50.00      ; 3125      ; 3           ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] } ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 35.62 MHz  ; 35.62 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 36.35 MHz  ; 36.35 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 85.19 MHz  ; 85.19 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 274.05 MHz ; 238.04 MHz      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.095   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.302  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 100.226 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 518.613 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.326 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.501 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.779 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+--------------------------------------------------------+-----------+---------------+
; Clock                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------+-----------+---------------+
; clk_sys                                                ; 9.927     ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.973     ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 103.859   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.108   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 10416.361 ; 0.000         ;
+--------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 9.095 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.296     ;
; 9.126 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.265     ;
; 9.209 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.183     ;
; 9.241 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.150     ;
; 9.252 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.139     ;
; 9.272 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.119     ;
; 9.283 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.108     ;
; 9.290 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.102     ;
; 9.355 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.037     ;
; 9.366 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.026     ;
; 9.387 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 11.004     ;
; 9.392 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.999     ;
; 9.398 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.993     ;
; 9.409 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.982     ;
; 9.412 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.980     ;
; 9.418 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.973     ;
; 9.429 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.962     ;
; 9.436 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.956     ;
; 9.447 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.945     ;
; 9.451 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.944     ;
; 9.461 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.930     ;
; 9.462 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.928     ;
; 9.470 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.925     ;
; 9.480 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.912     ;
; 9.485 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.910     ;
; 9.501 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.891     ;
; 9.512 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.880     ;
; 9.521 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.874     ;
; 9.521 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.869     ;
; 9.522 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.869     ;
; 9.527 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.863     ;
; 9.528 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.862     ;
; 9.533 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.858     ;
; 9.536 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.854     ;
; 9.538 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.853     ;
; 9.540 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.855     ;
; 9.544 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.847     ;
; 9.549 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.842     ;
; 9.555 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.836     ;
; 9.555 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.840     ;
; 9.558 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.834     ;
; 9.564 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.827     ;
; 9.566 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.825     ;
; 9.569 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.823     ;
; 9.575 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.816     ;
; 9.582 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.810     ;
; 9.593 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.799     ;
; 9.597 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.798     ;
; 9.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.784     ;
; 9.608 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.782     ;
; 9.616 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.779     ;
; 9.618 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.773     ;
; 9.626 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.766     ;
; 9.631 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.764     ;
; 9.637 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.755     ;
; 9.638 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.752     ;
; 9.640 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.755     ;
; 9.647 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.745     ;
; 9.658 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.734     ;
; 9.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.451     ; 10.718     ;
; 9.667 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.728     ;
; 9.667 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.723     ;
; 9.668 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.723     ;
; 9.673 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.717     ;
; 9.674 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.445     ; 10.715     ;
; 9.674 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.716     ;
; 9.679 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.712     ;
; 9.679 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.712     ;
; 9.682 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.708     ;
; 9.684 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.707     ;
; 9.686 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.709     ;
; 9.690 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.701     ;
; 9.695 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.696     ;
; 9.697 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.693     ;
; 9.701 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.690     ;
; 9.701 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.694     ;
; 9.703 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.687     ;
; 9.704 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.688     ;
; 9.704 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.686     ;
; 9.710 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.681     ;
; 9.710 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.685     ;
; 9.712 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.679     ;
; 9.712 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.678     ;
; 9.715 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.677     ;
; 9.721 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.670     ;
; 9.728 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.664     ;
; 9.739 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.653     ;
; 9.743 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.652     ;
; 9.753 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.638     ;
; 9.754 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.636     ;
; 9.762 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.633     ;
; 9.764 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.443     ; 10.627     ;
; 9.772 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.620     ;
; 9.777 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.618     ;
; 9.783 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.609     ;
; 9.784 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 10.606     ;
; 9.786 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.439     ; 10.609     ;
; 9.793 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.599     ;
; 9.804 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 10.588     ;
; 9.811 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.451     ; 10.572     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.302  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.487     ; 4.053      ;
; 16.308  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 4.026      ;
; 16.482  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.496     ; 3.864      ;
; 16.553  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.497     ; 3.792      ;
; 16.661  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 3.675      ;
; 16.840  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 3.498      ;
; 17.051  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.516     ; 3.275      ;
; 17.112  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 3.228      ;
; 17.113  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 3.211      ;
; 17.153  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.513     ; 3.176      ;
; 17.159  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 3.177      ;
; 17.199  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 3.148      ;
; 17.379  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 2.961      ;
; 17.397  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 2.937      ;
; 17.410  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 2.928      ;
; 17.414  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.499     ; 2.929      ;
; 17.487  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 2.850      ;
; 17.565  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.497     ; 2.780      ;
; 17.573  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.496     ; 2.773      ;
; 17.753  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.490     ; 2.599      ;
; 17.832  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.507     ; 2.503      ;
; 17.841  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.492     ; 2.509      ;
; 17.858  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 2.489      ;
; 18.011  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.499     ; 2.332      ;
; 18.072  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 2.276      ;
; 18.147  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.490     ; 2.205      ;
; 18.194  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.513     ; 2.135      ;
; 18.217  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.498     ; 2.127      ;
; 18.260  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 2.087      ;
; 18.417  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 1.930      ;
; 18.520  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 1.828      ;
; 18.566  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.492     ; 1.784      ;
; 493.320 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.436     ;
; 493.466 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.290     ;
; 493.496 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.260     ;
; 493.542 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.214     ;
; 493.612 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.144     ;
; 493.642 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.114     ;
; 493.688 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.068     ;
; 493.718 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 27.038     ;
; 493.758 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.998     ;
; 493.788 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.968     ;
; 493.834 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.922     ;
; 493.864 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.892     ;
; 493.879 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.877     ;
; 493.904 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.852     ;
; 493.934 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.822     ;
; 493.980 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.776     ;
; 494.010 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.746     ;
; 494.025 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.731     ;
; 494.050 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.706     ;
; 494.055 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.701     ;
; 494.080 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.676     ;
; 494.126 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.630     ;
; 494.156 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.600     ;
; 494.171 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.585     ;
; 494.196 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.560     ;
; 494.201 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.555     ;
; 494.226 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.530     ;
; 494.272 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.484     ;
; 494.302 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.454     ;
; 494.317 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.439     ;
; 494.342 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.414     ;
; 494.347 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.409     ;
; 494.372 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.384     ;
; 494.418 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.338     ;
; 494.448 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.308     ;
; 494.463 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.293     ;
; 494.475 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 26.279     ;
; 494.489 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.268     ;
; 494.493 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.263     ;
; 494.519 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.238     ;
; 494.564 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.192     ;
; 494.594 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.162     ;
; 494.609 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.147     ;
; 494.621 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 26.133     ;
; 494.635 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.122     ;
; 494.639 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.117     ;
; 494.651 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 26.103     ;
; 494.665 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.092     ;
; 494.697 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 26.057     ;
; 494.711 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.046     ;
; 494.741 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 26.016     ;
; 494.755 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 26.001     ;
; 494.767 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.987     ;
; 494.781 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.976     ;
; 494.785 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 25.971     ;
; 494.797 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.957     ;
; 494.811 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.946     ;
; 494.843 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.911     ;
; 494.857 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.900     ;
; 494.873 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.881     ;
; 494.887 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.870     ;
; 494.901 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 25.855     ;
; 494.913 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.841     ;
; 494.927 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.830     ;
; 494.931 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.078     ; 25.825     ;
; 494.943 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.811     ;
; 494.957 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.077     ; 25.800     ;
; 494.989 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.080     ; 25.765     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 100.226 ; ciccomp:CICCOMP_I|output_register[5]  ; Hilbert:HILBERT_I|delay_pipeline[0][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.178     ; 3.763      ;
; 101.513 ; ciccomp:CICCOMP_I|output_register[11] ; Hilbert:HILBERT_I|delay_pipeline[0][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.195     ; 2.459      ;
; 101.541 ; ciccomp:CICCOMP_I|output_register[1]  ; Hilbert:HILBERT_I|delay_pipeline[0][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.196     ; 2.430      ;
; 101.577 ; ciccomp:CICCOMP_I|output_register[4]  ; Hilbert:HILBERT_I|delay_pipeline[0][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.180     ; 2.410      ;
; 101.652 ; ciccomp:CICCOMP_I|output_register[10] ; Hilbert:HILBERT_I|delay_pipeline[0][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.195     ; 2.320      ;
; 101.696 ; ciccomp:CICCOMP_I|output_register[3]  ; Hilbert:HILBERT_I|delay_pipeline[0][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.203     ; 2.268      ;
; 101.799 ; ciccomp:CICCOMP_I|output_register[6]  ; Hilbert:HILBERT_I|delay_pipeline[0][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.195     ; 2.173      ;
; 101.805 ; ciccomp:CICCOMP_I|output_register[9]  ; Hilbert:HILBERT_I|delay_pipeline[0][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.195     ; 2.167      ;
; 101.873 ; ciccomp:CICCOMP_I|output_register[12] ; Hilbert:HILBERT_I|delay_pipeline[0][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.181     ; 2.113      ;
; 101.946 ; ciccomp:CICCOMP_I|output_register[8]  ; Hilbert:HILBERT_I|delay_pipeline[0][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.196     ; 2.025      ;
; 102.248 ; ciccomp:CICCOMP_I|output_register[0]  ; Hilbert:HILBERT_I|delay_pipeline[0][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.198     ; 1.721      ;
; 102.325 ; ciccomp:CICCOMP_I|output_register[15] ; Hilbert:HILBERT_I|delay_pipeline[0][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.196     ; 1.646      ;
; 102.333 ; ciccomp:CICCOMP_I|output_register[13] ; Hilbert:HILBERT_I|delay_pipeline[0][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.196     ; 1.638      ;
; 102.365 ; ciccomp:CICCOMP_I|output_register[7]  ; Hilbert:HILBERT_I|delay_pipeline[0][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.195     ; 1.607      ;
; 102.532 ; ciccomp:CICCOMP_I|output_register[2]  ; Hilbert:HILBERT_I|delay_pipeline[0][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.190     ; 1.445      ;
; 102.608 ; ciccomp:CICCOMP_I|output_register[14] ; Hilbert:HILBERT_I|delay_pipeline[0][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.196     ; 1.363      ;
; 180.259 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 28.001     ;
; 180.405 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.855     ;
; 180.435 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.825     ;
; 180.551 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.709     ;
; 180.581 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.679     ;
; 180.697 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.563     ;
; 180.727 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.533     ;
; 180.843 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.417     ;
; 180.873 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.387     ;
; 180.989 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.271     ;
; 181.019 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.241     ;
; 181.135 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.125     ;
; 181.165 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.095     ;
; 181.192 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.068     ;
; 181.214 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 27.046     ;
; 181.281 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.979     ;
; 181.311 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.949     ;
; 181.338 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.922     ;
; 181.360 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.900     ;
; 181.368 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.892     ;
; 181.390 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.870     ;
; 181.484 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.776     ;
; 181.506 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.754     ;
; 181.510 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.747     ;
; 181.514 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.746     ;
; 181.536 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.724     ;
; 181.540 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.717     ;
; 181.630 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.630     ;
; 181.652 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.608     ;
; 181.656 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.601     ;
; 181.660 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.600     ;
; 181.682 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.578     ;
; 181.686 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.571     ;
; 181.776 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.484     ;
; 181.798 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.462     ;
; 181.802 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.455     ;
; 181.806 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.454     ;
; 181.828 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.432     ;
; 181.832 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.425     ;
; 181.922 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.338     ;
; 181.944 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.316     ;
; 181.948 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.309     ;
; 181.952 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.308     ;
; 181.974 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.286     ;
; 181.978 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.279     ;
; 182.068 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.192     ;
; 182.090 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.170     ;
; 182.094 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[5]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.163     ;
; 182.098 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.162     ;
; 182.120 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.140     ;
; 182.124 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[6]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.133     ;
; 182.185 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.075     ;
; 182.214 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.046     ;
; 182.236 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.024     ;
; 182.240 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[3]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 26.017     ;
; 182.244 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 26.016     ;
; 182.266 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.994     ;
; 182.270 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[4]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.987     ;
; 182.331 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.929     ;
; 182.361 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.899     ;
; 182.443 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.814     ;
; 182.465 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.792     ;
; 182.473 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.784     ;
; 182.477 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.783     ;
; 182.495 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.762     ;
; 182.507 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.753     ;
; 182.589 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.668     ;
; 182.611 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.646     ;
; 182.619 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.638     ;
; 182.623 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.637     ;
; 182.641 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.616     ;
; 182.653 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.607     ;
; 182.735 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.522     ;
; 182.757 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.500     ;
; 182.765 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.492     ;
; 182.769 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.491     ;
; 182.787 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.470     ;
; 182.799 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.461     ;
; 182.881 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.376     ;
; 182.886 ; Hilbert:HILBERT_I|cur_count[1]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.374     ;
; 182.902 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[2]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.355     ;
; 182.903 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.354     ;
; 182.911 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.077     ; 25.346     ;
; 182.915 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.074     ; 25.345     ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 518.613   ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 2.483      ;
; 518.808   ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 2.288      ;
; 518.943   ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.205      ; 2.156      ;
; 519.098   ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.998      ;
; 519.126   ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.203      ; 1.971      ;
; 519.145   ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.951      ;
; 519.152   ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.944      ;
; 519.152   ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.944      ;
; 519.157   ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.939      ;
; 519.162   ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.203      ; 1.935      ;
; 519.165   ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.931      ;
; 519.169   ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.927      ;
; 519.180   ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.203      ; 1.917      ;
; 519.195   ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.901      ;
; 519.206   ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.201      ; 1.889      ;
; 519.221   ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.202      ; 1.875      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20829.684 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.089     ; 3.476      ;
; 20830.104 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.151      ;
; 20830.105 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.150      ;
; 20830.106 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.149      ;
; 20830.146 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.109      ;
; 20830.147 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.108      ;
; 20830.148 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.107      ;
; 20830.167 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.088      ;
; 20830.167 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.088      ;
; 20830.169 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.086      ;
; 20830.170 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.085      ;
; 20830.171 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.084      ;
; 20830.171 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.084      ;
; 20830.178 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.077      ;
; 20830.205 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.050      ;
; 20830.209 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.046      ;
; 20830.209 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.046      ;
; 20830.210 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.045      ;
; 20830.212 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.043      ;
; 20830.213 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.042      ;
; 20830.220 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.035      ;
; 20830.221 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.034      ;
; 20830.278 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.977      ;
; 20830.279 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.976      ;
; 20830.280 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.975      ;
; 20830.305 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.950      ;
; 20830.307 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.948      ;
; 20830.309 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.946      ;
; 20830.341 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.914      ;
; 20830.343 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.912      ;
; 20830.344 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.911      ;
; 20830.345 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.910      ;
; 20830.347 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.908      ;
; 20830.348 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.907      ;
; 20830.352 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.903      ;
; 20830.359 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.896      ;
; 20830.447 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.808      ;
; 20830.449 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.806      ;
; 20830.451 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.804      ;
; 20830.485 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.770      ;
; 20830.489 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.766      ;
; 20830.490 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.765      ;
; 20830.501 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.754      ;
; 20830.557 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.698      ;
; 20830.558 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.697      ;
; 20830.559 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.696      ;
; 20830.620 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.635      ;
; 20830.623 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.632      ;
; 20830.624 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.631      ;
; 20830.631 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 2.624      ;
; 20831.703 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.998      ;
; 20831.704 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.996      ;
; 20832.055 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.646      ;
; 20832.056 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.644      ;
; 20832.066 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.635      ;
; 20832.067 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.633      ;
; 20832.078 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.623      ;
; 20832.079 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.621      ;
; 20832.088 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.613      ;
; 20832.089 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.611      ;
; 20832.098 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.603      ;
; 20832.099 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.601      ;
; 20832.099 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.320      ; 1.602      ;
; 20832.100 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.319      ; 1.600      ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.326 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.065      ;
; 0.329 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.068      ;
; 0.342 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.081      ;
; 0.343 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.082      ;
; 0.358 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.084      ;
; 0.396 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.133      ;
; 0.404 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.141      ;
; 0.411 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.148      ;
; 0.412 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.148      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.154      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.154      ;
; 0.422 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.158      ;
; 0.426 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.162      ;
; 0.427 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.163      ;
; 0.428 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.166      ;
; 0.430 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.167      ;
; 0.431 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.168      ;
; 0.431 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.164      ;
; 0.433 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.170      ;
; 0.435 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.168      ;
; 0.438 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.175      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.186      ;
; 0.440 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.173      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.178      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.178      ;
; 0.444 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.445 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.174      ;
; 0.445 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.182      ;
; 0.445 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.178      ;
; 0.447 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.194      ;
; 0.448 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.177      ;
; 0.452 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.189      ;
; 0.453 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.186      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                     ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.500 ; Hilbert:HILBERT_I|delay_pipeline[90][4]   ; Hilbert:HILBERT_I|delay_pipeline[91][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[148][0]  ; Hilbert:HILBERT_I|delay_pipeline[149][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[145][0]  ; Hilbert:HILBERT_I|delay_pipeline[146][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[121][0]  ; Hilbert:HILBERT_I|delay_pipeline[122][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[35][0]   ; Hilbert:HILBERT_I|delay_pipeline[36][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[79][1]   ; Hilbert:HILBERT_I|delay_pipeline[80][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[44][1]   ; Hilbert:HILBERT_I|delay_pipeline[45][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[30][1]   ; Hilbert:HILBERT_I|delay_pipeline[31][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[187][2]  ; Hilbert:HILBERT_I|delay_pipeline[188][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[174][2]  ; Hilbert:HILBERT_I|delay_pipeline[175][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[151][2]  ; Hilbert:HILBERT_I|delay_pipeline[152][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[58][2]   ; Hilbert:HILBERT_I|delay_pipeline[59][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[54][2]   ; Hilbert:HILBERT_I|delay_pipeline[55][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[100][3]  ; Hilbert:HILBERT_I|delay_pipeline[101][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[30][3]   ; Hilbert:HILBERT_I|delay_pipeline[31][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[86][4]   ; Hilbert:HILBERT_I|delay_pipeline[87][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[76][4]   ; Hilbert:HILBERT_I|delay_pipeline[77][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[55][4]   ; Hilbert:HILBERT_I|delay_pipeline[56][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[156][5]  ; Hilbert:HILBERT_I|delay_pipeline[157][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[127][5]  ; Hilbert:HILBERT_I|delay_pipeline[128][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[125][5]  ; Hilbert:HILBERT_I|delay_pipeline[126][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[55][5]   ; Hilbert:HILBERT_I|delay_pipeline[56][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[7][5]    ; Hilbert:HILBERT_I|delay_pipeline[8][5]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[154][6]  ; Hilbert:HILBERT_I|delay_pipeline[155][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[145][6]  ; Hilbert:HILBERT_I|delay_pipeline[146][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[80][6]   ; Hilbert:HILBERT_I|delay_pipeline[81][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[194][7]  ; Hilbert:HILBERT_I|delay_pipeline[195][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[91][7]   ; Hilbert:HILBERT_I|delay_pipeline[92][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[66][7]   ; Hilbert:HILBERT_I|delay_pipeline[67][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[3][7]    ; Hilbert:HILBERT_I|delay_pipeline[4][7]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[194][9]  ; Hilbert:HILBERT_I|delay_pipeline[195][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[145][9]  ; Hilbert:HILBERT_I|delay_pipeline[146][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[156][10] ; Hilbert:HILBERT_I|delay_pipeline[157][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[99][12]  ; Hilbert:HILBERT_I|delay_pipeline[100][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[60][12]  ; Hilbert:HILBERT_I|delay_pipeline[61][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[54][12]  ; Hilbert:HILBERT_I|delay_pipeline[55][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[34][12]  ; Hilbert:HILBERT_I|delay_pipeline[35][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[193][13] ; Hilbert:HILBERT_I|delay_pipeline[194][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[186][13] ; Hilbert:HILBERT_I|delay_pipeline[187][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[164][13] ; Hilbert:HILBERT_I|delay_pipeline[165][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[142][14] ; Hilbert:HILBERT_I|delay_pipeline[143][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[127][14] ; Hilbert:HILBERT_I|delay_pipeline[128][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[121][14] ; Hilbert:HILBERT_I|delay_pipeline[122][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[109][14] ; Hilbert:HILBERT_I|delay_pipeline[110][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[107][14] ; Hilbert:HILBERT_I|delay_pipeline[108][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[50][14]  ; Hilbert:HILBERT_I|delay_pipeline[51][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[31][14]  ; Hilbert:HILBERT_I|delay_pipeline[32][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[152][15] ; Hilbert:HILBERT_I|delay_pipeline[153][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[148][15] ; Hilbert:HILBERT_I|delay_pipeline[149][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[170][0]  ; Hilbert:HILBERT_I|delay_pipeline[171][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[168][0]  ; Hilbert:HILBERT_I|delay_pipeline[169][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[181][3]  ; Hilbert:HILBERT_I|delay_pipeline[182][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[165][4]  ; Hilbert:HILBERT_I|delay_pipeline[166][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[97][8]   ; Hilbert:HILBERT_I|delay_pipeline[98][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[176][9]  ; Hilbert:HILBERT_I|delay_pipeline[177][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[161][9]  ; Hilbert:HILBERT_I|delay_pipeline[162][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[130][9]  ; Hilbert:HILBERT_I|delay_pipeline[131][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[113][9]  ; Hilbert:HILBERT_I|delay_pipeline[114][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[54][9]   ; Hilbert:HILBERT_I|delay_pipeline[55][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[174][10] ; Hilbert:HILBERT_I|delay_pipeline[175][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[46][13]  ; Hilbert:HILBERT_I|delay_pipeline[47][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[172][14] ; Hilbert:HILBERT_I|delay_pipeline[173][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[123][15] ; Hilbert:HILBERT_I|delay_pipeline[124][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[78][15]  ; Hilbert:HILBERT_I|delay_pipeline[79][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[66][15]  ; Hilbert:HILBERT_I|delay_pipeline[67][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Hilbert:HILBERT_I|delay_pipeline[42][15]  ; Hilbert:HILBERT_I|delay_pipeline[43][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[137][0]  ; Hilbert:HILBERT_I|delay_pipeline[138][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[125][0]  ; Hilbert:HILBERT_I|delay_pipeline[126][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[94][0]   ; Hilbert:HILBERT_I|delay_pipeline[95][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[74][0]   ; Hilbert:HILBERT_I|delay_pipeline[75][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[67][0]   ; Hilbert:HILBERT_I|delay_pipeline[68][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[58][0]   ; Hilbert:HILBERT_I|delay_pipeline[59][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[54][0]   ; Hilbert:HILBERT_I|delay_pipeline[55][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[48][0]   ; Hilbert:HILBERT_I|delay_pipeline[49][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[33][0]   ; Hilbert:HILBERT_I|delay_pipeline[34][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[29][0]   ; Hilbert:HILBERT_I|delay_pipeline[30][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[196][1]  ; Hilbert:HILBERT_I|delay_pipeline[197][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[194][1]  ; Hilbert:HILBERT_I|delay_pipeline[195][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[172][1]  ; Hilbert:HILBERT_I|delay_pipeline[173][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[153][1]  ; Hilbert:HILBERT_I|delay_pipeline[154][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[148][1]  ; Hilbert:HILBERT_I|delay_pipeline[149][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[135][1]  ; Hilbert:HILBERT_I|delay_pipeline[136][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[130][1]  ; Hilbert:HILBERT_I|delay_pipeline[131][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[112][1]  ; Hilbert:HILBERT_I|delay_pipeline[113][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[76][1]   ; Hilbert:HILBERT_I|delay_pipeline[77][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[74][1]   ; Hilbert:HILBERT_I|delay_pipeline[75][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[60][1]   ; Hilbert:HILBERT_I|delay_pipeline[61][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[52][1]   ; Hilbert:HILBERT_I|delay_pipeline[53][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[33][1]   ; Hilbert:HILBERT_I|delay_pipeline[34][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[25][1]   ; Hilbert:HILBERT_I|delay_pipeline[26][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[19][1]   ; Hilbert:HILBERT_I|delay_pipeline[20][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[12][1]   ; Hilbert:HILBERT_I|delay_pipeline[13][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[10][1]   ; Hilbert:HILBERT_I|delay_pipeline[11][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[4][1]    ; Hilbert:HILBERT_I|delay_pipeline[5][1]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[180][2]  ; Hilbert:HILBERT_I|delay_pipeline[181][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[168][2]  ; Hilbert:HILBERT_I|delay_pipeline[169][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[146][2]  ; Hilbert:HILBERT_I|delay_pipeline[147][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[129][2]  ; Hilbert:HILBERT_I|delay_pipeline[130][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[118][2]  ; Hilbert:HILBERT_I|delay_pipeline[119][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Hilbert:HILBERT_I|delay_pipeline[116][2]  ; Hilbert:HILBERT_I|delay_pipeline[117][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[0][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[1][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][13] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[10][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[11][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.779 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.508      ;
; 0.779 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.509      ;
; 0.780 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.509      ;
; 0.780 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.510      ;
; 0.794 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.523      ;
; 0.794 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.524      ;
; 0.804 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.533      ;
; 0.804 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.534      ;
; 0.814 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.543      ;
; 0.814 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.544      ;
; 0.826 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.555      ;
; 0.826 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.556      ;
; 0.864 ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.740      ;
; 0.880 ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.588      ; 1.755      ;
; 0.891 ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.767      ;
; 0.907 ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.783      ;
; 0.915 ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.791      ;
; 0.923 ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.799      ;
; 0.925 ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.801      ;
; 0.926 ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.802      ;
; 0.933 ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.809      ;
; 0.935 ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.811      ;
; 0.941 ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.817      ;
; 0.956 ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.832      ;
; 0.988 ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 1.864      ;
; 0.993 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.284      ;
; 0.993 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.284      ;
; 0.994 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.285      ;
; 1.070 ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.592      ; 1.949      ;
; 1.134 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.475      ; 1.863      ;
; 1.134 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 1.864      ;
; 1.144 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.436      ;
; 1.165 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.456      ;
; 1.165 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.456      ;
; 1.168 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.459      ;
; 1.171 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.462      ;
; 1.228 ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 2.104      ;
; 1.259 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.551      ;
; 1.261 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.552      ;
; 1.263 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.554      ;
; 1.264 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.555      ;
; 1.264 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.555      ;
; 1.264 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.555      ;
; 1.265 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.556      ;
; 1.266 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.557      ;
; 1.369 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.660      ;
; 1.410 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.701      ;
; 1.411 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.702      ;
; 1.412 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.703      ;
; 1.475 ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.589      ; 2.351      ;
; 1.506 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.797      ;
; 1.518 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.809      ;
; 1.531 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.822      ;
; 1.539 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.830      ;
; 1.540 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.831      ;
; 1.541 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.832      ;
; 1.542 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.833      ;
; 1.542 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.833      ;
; 1.543 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.834      ;
; 1.545 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.836      ;
; 1.559 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.850      ;
; 1.629 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.920      ;
; 1.647 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.938      ;
; 1.670 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.961      ;
; 1.677 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.968      ;
; 1.770 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.061      ;
; 1.793 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.084      ;
; 1.793 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.084      ;
; 1.800 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.091      ;
; 1.811 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.102      ;
; 1.841 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.132      ;
; 1.852 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.143      ;
; 1.852 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.143      ;
; 1.930 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.221      ;
; 1.999 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 2.290      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.350      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 37.91 MHz  ; 37.91 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 38.5 MHz   ; 38.5 MHz        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 92.7 MHz   ; 92.7 MHz        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 301.93 MHz ; 238.04 MHz      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.046  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.546  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 100.403 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 518.688 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.470 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.470 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.720 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------------+-----------+---------------+
; Clock                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------+-----------+---------------+
; clk_sys                                                ; 9.937     ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.990     ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 103.860   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.109   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 10416.361 ; 0.000         ;
+--------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 10.046 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.397     ;
; 10.083 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.360     ;
; 10.161 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.284     ;
; 10.172 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.271     ;
; 10.209 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.234     ;
; 10.211 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.232     ;
; 10.233 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.212     ;
; 10.248 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.195     ;
; 10.287 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.158     ;
; 10.298 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.145     ;
; 10.324 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.119     ;
; 10.326 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.119     ;
; 10.335 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.108     ;
; 10.337 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.106     ;
; 10.343 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.100     ;
; 10.350 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.095     ;
; 10.359 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.086     ;
; 10.374 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.069     ;
; 10.385 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.059     ;
; 10.386 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.058     ;
; 10.396 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.047     ;
; 10.398 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.047     ;
; 10.413 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.032     ;
; 10.413 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.031     ;
; 10.424 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.019     ;
; 10.425 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.019     ;
; 10.426 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 10.019     ;
; 10.430 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.014     ;
; 10.440 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 10.003     ;
; 10.442 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.398     ; 9.995      ;
; 10.450 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.993      ;
; 10.452 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.993      ;
; 10.452 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.992      ;
; 10.457 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.986      ;
; 10.457 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.986      ;
; 10.460 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.984      ;
; 10.461 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.982      ;
; 10.463 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.980      ;
; 10.466 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.977      ;
; 10.469 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.974      ;
; 10.469 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.975      ;
; 10.476 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.969      ;
; 10.485 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.960      ;
; 10.489 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.954      ;
; 10.500 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.943      ;
; 10.508 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.935      ;
; 10.511 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.933      ;
; 10.512 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.932      ;
; 10.515 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.930      ;
; 10.522 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.921      ;
; 10.524 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.921      ;
; 10.539 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.906      ;
; 10.539 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.905      ;
; 10.550 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.894      ;
; 10.550 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.893      ;
; 10.551 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.893      ;
; 10.552 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.893      ;
; 10.556 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.888      ;
; 10.561 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.882      ;
; 10.566 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.877      ;
; 10.568 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.398     ; 9.869      ;
; 10.576 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.867      ;
; 10.578 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.867      ;
; 10.578 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.866      ;
; 10.583 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.860      ;
; 10.583 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.860      ;
; 10.586 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.858      ;
; 10.586 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.858      ;
; 10.587 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.856      ;
; 10.589 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.854      ;
; 10.591 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.854      ;
; 10.592 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.851      ;
; 10.595 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.848      ;
; 10.595 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.849      ;
; 10.602 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.843      ;
; 10.605 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.394     ; 9.836      ;
; 10.605 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.838      ;
; 10.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.398     ; 9.830      ;
; 10.611 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.834      ;
; 10.615 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.828      ;
; 10.622 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.821      ;
; 10.622 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.821      ;
; 10.625 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.819      ;
; 10.625 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.819      ;
; 10.626 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.817      ;
; 10.631 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.812      ;
; 10.634 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.809      ;
; 10.637 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.807      ;
; 10.638 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.806      ;
; 10.641 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.804      ;
; 10.648 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.795      ;
; 10.650 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.795      ;
; 10.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.780      ;
; 10.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.779      ;
; 10.676 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.768      ;
; 10.676 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.767      ;
; 10.677 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.767      ;
; 10.678 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.390     ; 9.767      ;
; 10.682 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 9.762      ;
; 10.687 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.392     ; 9.756      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.546  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.423     ; 3.874      ;
; 16.577  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 3.826      ;
; 16.713  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.430     ; 3.700      ;
; 16.782  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.432     ; 3.629      ;
; 16.904  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 3.498      ;
; 17.085  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 3.319      ;
; 17.286  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.446     ; 3.111      ;
; 17.330  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.449     ; 3.064      ;
; 17.349  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 3.057      ;
; 17.368  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 3.031      ;
; 17.379  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 3.025      ;
; 17.420  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.430     ; 2.993      ;
; 17.583  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.827      ;
; 17.596  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 2.808      ;
; 17.618  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.792      ;
; 17.648  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 2.757      ;
; 17.697  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 2.710      ;
; 17.779  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.431     ; 2.633      ;
; 17.782  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.628      ;
; 17.959  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 2.457      ;
; 18.032  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 2.383      ;
; 18.038  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 2.367      ;
; 18.048  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.431     ; 2.364      ;
; 18.213  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.197      ;
; 18.269  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 2.146      ;
; 18.320  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.425     ; 2.098      ;
; 18.384  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.445     ; 2.014      ;
; 18.392  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.432     ; 2.019      ;
; 18.432  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 1.982      ;
; 18.600  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 1.814      ;
; 18.689  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 1.727      ;
; 18.732  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 1.684      ;
; 494.859 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.903     ;
; 494.985 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.777     ;
; 495.024 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.738     ;
; 495.055 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.707     ;
; 495.111 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.651     ;
; 495.150 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.612     ;
; 495.181 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.581     ;
; 495.220 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.542     ;
; 495.237 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.525     ;
; 495.276 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.486     ;
; 495.307 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.455     ;
; 495.346 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.416     ;
; 495.363 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.399     ;
; 495.402 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.360     ;
; 495.407 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.355     ;
; 495.433 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.329     ;
; 495.472 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.290     ;
; 495.489 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.273     ;
; 495.528 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.234     ;
; 495.533 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.229     ;
; 495.559 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.203     ;
; 495.572 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.190     ;
; 495.598 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.164     ;
; 495.615 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.147     ;
; 495.654 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.108     ;
; 495.659 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.103     ;
; 495.685 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.077     ;
; 495.698 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.064     ;
; 495.724 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.038     ;
; 495.741 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 25.021     ;
; 495.780 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.982     ;
; 495.785 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.977     ;
; 495.811 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.951     ;
; 495.815 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.947     ;
; 495.824 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.938     ;
; 495.850 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.912     ;
; 495.868 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.895     ;
; 495.907 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.856     ;
; 495.911 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.851     ;
; 495.937 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.825     ;
; 495.941 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.821     ;
; 495.950 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.812     ;
; 495.976 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.786     ;
; 495.980 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.782     ;
; 495.994 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.769     ;
; 496.011 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.751     ;
; 496.033 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.730     ;
; 496.037 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.725     ;
; 496.064 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.699     ;
; 496.067 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.695     ;
; 496.076 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.686     ;
; 496.103 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.660     ;
; 496.106 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.656     ;
; 496.120 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.643     ;
; 496.137 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.625     ;
; 496.159 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.604     ;
; 496.163 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.599     ;
; 496.176 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.586     ;
; 496.190 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.573     ;
; 496.193 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.569     ;
; 496.202 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.560     ;
; 496.229 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.534     ;
; 496.232 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.530     ;
; 496.246 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.517     ;
; 496.263 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.499     ;
; 496.285 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.072     ; 24.478     ;
; 496.289 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.473     ;
; 496.302 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.073     ; 24.460     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 100.403 ; ciccomp:CICCOMP_I|output_register[5]  ; Hilbert:HILBERT_I|delay_pipeline[0][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.156     ; 3.609      ;
; 101.645 ; ciccomp:CICCOMP_I|output_register[11] ; Hilbert:HILBERT_I|delay_pipeline[0][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.170     ; 2.353      ;
; 101.682 ; ciccomp:CICCOMP_I|output_register[1]  ; Hilbert:HILBERT_I|delay_pipeline[0][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.171     ; 2.315      ;
; 101.692 ; ciccomp:CICCOMP_I|output_register[4]  ; Hilbert:HILBERT_I|delay_pipeline[0][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.158     ; 2.318      ;
; 101.772 ; ciccomp:CICCOMP_I|output_register[10] ; Hilbert:HILBERT_I|delay_pipeline[0][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.170     ; 2.226      ;
; 101.829 ; ciccomp:CICCOMP_I|output_register[3]  ; Hilbert:HILBERT_I|delay_pipeline[0][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.177     ; 2.162      ;
; 101.915 ; ciccomp:CICCOMP_I|output_register[6]  ; Hilbert:HILBERT_I|delay_pipeline[0][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.170     ; 2.083      ;
; 101.920 ; ciccomp:CICCOMP_I|output_register[9]  ; Hilbert:HILBERT_I|delay_pipeline[0][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.170     ; 2.078      ;
; 101.983 ; ciccomp:CICCOMP_I|output_register[12] ; Hilbert:HILBERT_I|delay_pipeline[0][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.160     ; 2.025      ;
; 102.047 ; ciccomp:CICCOMP_I|output_register[8]  ; Hilbert:HILBERT_I|delay_pipeline[0][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.171     ; 1.950      ;
; 102.346 ; ciccomp:CICCOMP_I|output_register[0]  ; Hilbert:HILBERT_I|delay_pipeline[0][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.174     ; 1.648      ;
; 102.442 ; ciccomp:CICCOMP_I|output_register[15] ; Hilbert:HILBERT_I|delay_pipeline[0][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.171     ; 1.555      ;
; 102.443 ; ciccomp:CICCOMP_I|output_register[13] ; Hilbert:HILBERT_I|delay_pipeline[0][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.171     ; 1.554      ;
; 102.482 ; ciccomp:CICCOMP_I|output_register[7]  ; Hilbert:HILBERT_I|delay_pipeline[0][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.170     ; 1.516      ;
; 102.625 ; ciccomp:CICCOMP_I|output_register[2]  ; Hilbert:HILBERT_I|delay_pipeline[0][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.169     ; 1.374      ;
; 102.692 ; ciccomp:CICCOMP_I|output_register[14] ; Hilbert:HILBERT_I|delay_pipeline[0][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.172     ; 1.304      ;
; 181.956 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 26.311     ;
; 182.082 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 26.185     ;
; 182.121 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 26.146     ;
; 182.208 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 26.059     ;
; 182.247 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 26.020     ;
; 182.334 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.933     ;
; 182.373 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.894     ;
; 182.460 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.807     ;
; 182.499 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.768     ;
; 182.586 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.681     ;
; 182.625 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.642     ;
; 182.712 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.555     ;
; 182.751 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.516     ;
; 182.817 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.450     ;
; 182.823 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.444     ;
; 182.838 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.429     ;
; 182.877 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.390     ;
; 182.943 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.324     ;
; 182.949 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.318     ;
; 182.982 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.285     ;
; 182.988 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.279     ;
; 183.034 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 25.231     ;
; 183.069 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.198     ;
; 183.073 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 25.192     ;
; 183.075 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.192     ;
; 183.108 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.159     ;
; 183.114 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.153     ;
; 183.160 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 25.105     ;
; 183.195 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.072     ;
; 183.199 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 25.066     ;
; 183.201 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.066     ;
; 183.234 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.033     ;
; 183.240 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 25.027     ;
; 183.286 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.979     ;
; 183.321 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.946     ;
; 183.325 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.940     ;
; 183.327 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.940     ;
; 183.360 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.907     ;
; 183.366 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.901     ;
; 183.412 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.853     ;
; 183.447 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.820     ;
; 183.451 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.814     ;
; 183.453 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.814     ;
; 183.486 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.781     ;
; 183.492 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.775     ;
; 183.538 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[5]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.727     ;
; 183.573 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.694     ;
; 183.577 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[6]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.688     ;
; 183.579 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.688     ;
; 183.612 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.655     ;
; 183.618 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.649     ;
; 183.664 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[3]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.601     ;
; 183.699 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.568     ;
; 183.703 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[4]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.562     ;
; 183.705 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.562     ;
; 183.738 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.529     ;
; 183.744 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.523     ;
; 183.769 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.498     ;
; 183.895 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.370     ;
; 183.895 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.372     ;
; 183.901 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.364     ;
; 183.934 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.331     ;
; 183.934 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.333     ;
; 183.940 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.325     ;
; 184.021 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.244     ;
; 184.021 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.246     ;
; 184.027 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.238     ;
; 184.060 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.205     ;
; 184.060 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.207     ;
; 184.066 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.199     ;
; 184.147 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.118     ;
; 184.147 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.120     ;
; 184.153 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.112     ;
; 184.186 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.079     ;
; 184.186 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 24.081     ;
; 184.192 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.073     ;
; 184.249 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[2]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 24.016     ;
; 184.273 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 23.992     ;
; 184.273 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 23.994     ;
; 184.279 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 23.986     ;
; 184.312 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 23.953     ;
; 184.312 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.068     ; 23.955     ;
; 184.318 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 23.947     ;
; 184.359 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[1]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.070     ; 23.906     ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 518.688   ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 2.380      ;
; 518.861   ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 2.207      ;
; 518.973   ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.184      ; 2.096      ;
; 519.135   ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.933      ;
; 519.164   ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.904      ;
; 519.185   ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.883      ;
; 519.193   ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.875      ;
; 519.195   ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.873      ;
; 519.201   ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.867      ;
; 519.202   ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.866      ;
; 519.203   ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.865      ;
; 519.207   ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.861      ;
; 519.216   ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.852      ;
; 519.228   ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.840      ;
; 519.239   ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.182      ; 1.828      ;
; 519.254   ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.183      ; 1.814      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.021 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.079     ; 3.157      ;
; 20830.379 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.885      ;
; 20830.381 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.883      ;
; 20830.382 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.882      ;
; 20830.383 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.881      ;
; 20830.384 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.880      ;
; 20830.386 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.878      ;
; 20830.445 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.819      ;
; 20830.448 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.816      ;
; 20830.448 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.816      ;
; 20830.449 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.815      ;
; 20830.451 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.813      ;
; 20830.452 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.812      ;
; 20830.458 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.806      ;
; 20830.461 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.803      ;
; 20830.514 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.750      ;
; 20830.516 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.748      ;
; 20830.517 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.747      ;
; 20830.535 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.729      ;
; 20830.537 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.727      ;
; 20830.539 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.725      ;
; 20830.553 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.711      ;
; 20830.557 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.707      ;
; 20830.558 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.706      ;
; 20830.567 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.697      ;
; 20830.601 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.663      ;
; 20830.604 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.660      ;
; 20830.605 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.659      ;
; 20830.614 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.650      ;
; 20830.635 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.629      ;
; 20830.637 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.627      ;
; 20830.638 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.626      ;
; 20830.674 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.590      ;
; 20830.678 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.586      ;
; 20830.679 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.585      ;
; 20830.688 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.576      ;
; 20830.756 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.508      ;
; 20830.758 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.506      ;
; 20830.759 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.505      ;
; 20830.772 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.492      ;
; 20830.774 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.490      ;
; 20830.776 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.488      ;
; 20830.795 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.469      ;
; 20830.799 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.465      ;
; 20830.800 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.464      ;
; 20830.809 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.455      ;
; 20830.838 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.426      ;
; 20830.841 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.423      ;
; 20830.842 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.422      ;
; 20830.851 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.071     ; 2.413      ;
; 20831.746 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.909      ;
; 20831.748 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.907      ;
; 20832.089 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.566      ;
; 20832.091 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.564      ;
; 20832.104 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.551      ;
; 20832.106 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.549      ;
; 20832.115 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.540      ;
; 20832.117 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.538      ;
; 20832.123 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.532      ;
; 20832.125 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.530      ;
; 20832.132 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.523      ;
; 20832.134 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.521      ;
; 20832.135 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.520      ;
; 20832.137 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.283      ; 1.518      ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.313 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.972      ;
; 0.315 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.974      ;
; 0.327 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.986      ;
; 0.329 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.988      ;
; 0.340 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.986      ;
; 0.380 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.036      ;
; 0.389 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.045      ;
; 0.396 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.051      ;
; 0.397 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.053      ;
; 0.400 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.056      ;
; 0.401 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.057      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.059      ;
; 0.408 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.063      ;
; 0.409 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.064      ;
; 0.411 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.067      ;
; 0.411 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.067      ;
; 0.413 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.069      ;
; 0.413 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.069      ;
; 0.413 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.066      ;
; 0.416 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.069      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|rd_ptr_lsb                     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|rd_ptr_lsb                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb                                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|rd_ptr_lsb                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|rd_ptr_lsb                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.080      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb                                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.074      ;
; 0.419 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.075      ;
; 0.420 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.076      ;
; 0.420 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.073      ;
; 0.422 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.077      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[0][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[1][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][10] ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[10][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[11][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[148][0]  ; Hilbert:HILBERT_I|delay_pipeline[149][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[145][0]  ; Hilbert:HILBERT_I|delay_pipeline[146][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[94][0]   ; Hilbert:HILBERT_I|delay_pipeline[95][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[35][0]   ; Hilbert:HILBERT_I|delay_pipeline[36][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[135][1]  ; Hilbert:HILBERT_I|delay_pipeline[136][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[30][1]   ; Hilbert:HILBERT_I|delay_pipeline[31][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[187][2]  ; Hilbert:HILBERT_I|delay_pipeline[188][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[174][2]  ; Hilbert:HILBERT_I|delay_pipeline[175][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[151][2]  ; Hilbert:HILBERT_I|delay_pipeline[152][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[146][2]  ; Hilbert:HILBERT_I|delay_pipeline[147][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[118][2]  ; Hilbert:HILBERT_I|delay_pipeline[119][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[93][2]   ; Hilbert:HILBERT_I|delay_pipeline[94][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[58][2]   ; Hilbert:HILBERT_I|delay_pipeline[59][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[54][2]   ; Hilbert:HILBERT_I|delay_pipeline[55][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[40][2]   ; Hilbert:HILBERT_I|delay_pipeline[41][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[100][3]  ; Hilbert:HILBERT_I|delay_pipeline[101][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[74][3]   ; Hilbert:HILBERT_I|delay_pipeline[75][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[90][4]   ; Hilbert:HILBERT_I|delay_pipeline[91][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[55][4]   ; Hilbert:HILBERT_I|delay_pipeline[56][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[156][5]  ; Hilbert:HILBERT_I|delay_pipeline[157][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[86][5]   ; Hilbert:HILBERT_I|delay_pipeline[87][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[55][5]   ; Hilbert:HILBERT_I|delay_pipeline[56][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[17][5]   ; Hilbert:HILBERT_I|delay_pipeline[18][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[7][5]    ; Hilbert:HILBERT_I|delay_pipeline[8][5]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[145][6]  ; Hilbert:HILBERT_I|delay_pipeline[146][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[73][6]   ; Hilbert:HILBERT_I|delay_pipeline[74][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[196][7]  ; Hilbert:HILBERT_I|delay_pipeline[197][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[194][7]  ; Hilbert:HILBERT_I|delay_pipeline[195][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[176][7]  ; Hilbert:HILBERT_I|delay_pipeline[177][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[194][9]  ; Hilbert:HILBERT_I|delay_pipeline[195][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[156][10] ; Hilbert:HILBERT_I|delay_pipeline[157][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[99][12]  ; Hilbert:HILBERT_I|delay_pipeline[100][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[60][12]  ; Hilbert:HILBERT_I|delay_pipeline[61][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[34][12]  ; Hilbert:HILBERT_I|delay_pipeline[35][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[193][13] ; Hilbert:HILBERT_I|delay_pipeline[194][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[186][13] ; Hilbert:HILBERT_I|delay_pipeline[187][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[164][13] ; Hilbert:HILBERT_I|delay_pipeline[165][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[121][14] ; Hilbert:HILBERT_I|delay_pipeline[122][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[109][14] ; Hilbert:HILBERT_I|delay_pipeline[110][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[107][14] ; Hilbert:HILBERT_I|delay_pipeline[108][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[72][14]  ; Hilbert:HILBERT_I|delay_pipeline[73][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[152][15] ; Hilbert:HILBERT_I|delay_pipeline[153][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[196][0]  ; Hilbert:HILBERT_I|delay_pipeline[197][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[181][3]  ; Hilbert:HILBERT_I|delay_pipeline[182][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[174][6]  ; Hilbert:HILBERT_I|delay_pipeline[175][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[117][8]  ; Hilbert:HILBERT_I|delay_pipeline[118][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[60][8]   ; Hilbert:HILBERT_I|delay_pipeline[61][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[58][8]   ; Hilbert:HILBERT_I|delay_pipeline[59][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[176][9]  ; Hilbert:HILBERT_I|delay_pipeline[177][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[161][9]  ; Hilbert:HILBERT_I|delay_pipeline[162][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[130][9]  ; Hilbert:HILBERT_I|delay_pipeline[131][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[121][11] ; Hilbert:HILBERT_I|delay_pipeline[122][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[194][12] ; Hilbert:HILBERT_I|delay_pipeline[195][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[46][13]  ; Hilbert:HILBERT_I|delay_pipeline[47][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[172][14] ; Hilbert:HILBERT_I|delay_pipeline[173][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[76][14]  ; Hilbert:HILBERT_I|delay_pipeline[77][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[123][15] ; Hilbert:HILBERT_I|delay_pipeline[124][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[66][15]  ; Hilbert:HILBERT_I|delay_pipeline[67][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Hilbert:HILBERT_I|delay_pipeline[1][15]   ; Hilbert:HILBERT_I|delay_pipeline[2][15]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[143][0]  ; Hilbert:HILBERT_I|delay_pipeline[144][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[140][0]  ; Hilbert:HILBERT_I|delay_pipeline[141][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[137][0]  ; Hilbert:HILBERT_I|delay_pipeline[138][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[125][0]  ; Hilbert:HILBERT_I|delay_pipeline[126][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[121][0]  ; Hilbert:HILBERT_I|delay_pipeline[122][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[116][0]  ; Hilbert:HILBERT_I|delay_pipeline[117][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[84][0]   ; Hilbert:HILBERT_I|delay_pipeline[85][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[74][0]   ; Hilbert:HILBERT_I|delay_pipeline[75][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[67][0]   ; Hilbert:HILBERT_I|delay_pipeline[68][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[58][0]   ; Hilbert:HILBERT_I|delay_pipeline[59][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[43][0]   ; Hilbert:HILBERT_I|delay_pipeline[44][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[33][0]   ; Hilbert:HILBERT_I|delay_pipeline[34][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[29][0]   ; Hilbert:HILBERT_I|delay_pipeline[30][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[196][1]  ; Hilbert:HILBERT_I|delay_pipeline[197][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[194][1]  ; Hilbert:HILBERT_I|delay_pipeline[195][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[172][1]  ; Hilbert:HILBERT_I|delay_pipeline[173][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[170][1]  ; Hilbert:HILBERT_I|delay_pipeline[171][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[154][1]  ; Hilbert:HILBERT_I|delay_pipeline[155][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[153][1]  ; Hilbert:HILBERT_I|delay_pipeline[154][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[148][1]  ; Hilbert:HILBERT_I|delay_pipeline[149][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[132][1]  ; Hilbert:HILBERT_I|delay_pipeline[133][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[130][1]  ; Hilbert:HILBERT_I|delay_pipeline[131][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[100][1]  ; Hilbert:HILBERT_I|delay_pipeline[101][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[94][1]   ; Hilbert:HILBERT_I|delay_pipeline[95][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[85][1]   ; Hilbert:HILBERT_I|delay_pipeline[86][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[79][1]   ; Hilbert:HILBERT_I|delay_pipeline[80][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[60][1]   ; Hilbert:HILBERT_I|delay_pipeline[61][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[52][1]   ; Hilbert:HILBERT_I|delay_pipeline[53][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[44][1]   ; Hilbert:HILBERT_I|delay_pipeline[45][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[33][1]   ; Hilbert:HILBERT_I|delay_pipeline[34][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[25][1]   ; Hilbert:HILBERT_I|delay_pipeline[26][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[19][1]   ; Hilbert:HILBERT_I|delay_pipeline[20][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[4][1]    ; Hilbert:HILBERT_I|delay_pipeline[5][1]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[182][2]  ; Hilbert:HILBERT_I|delay_pipeline[183][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[180][2]  ; Hilbert:HILBERT_I|delay_pipeline[181][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[178][2]  ; Hilbert:HILBERT_I|delay_pipeline[179][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[168][2]  ; Hilbert:HILBERT_I|delay_pipeline[169][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[129][2]  ; Hilbert:HILBERT_I|delay_pipeline[130][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[116][2]  ; Hilbert:HILBERT_I|delay_pipeline[117][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[112][2]  ; Hilbert:HILBERT_I|delay_pipeline[113][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Hilbert:HILBERT_I|delay_pipeline[97][2]   ; Hilbert:HILBERT_I|delay_pipeline[98][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.720 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.371      ;
; 0.720 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.371      ;
; 0.721 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.372      ;
; 0.721 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.372      ;
; 0.733 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.384      ;
; 0.733 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.384      ;
; 0.743 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.394      ;
; 0.743 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.394      ;
; 0.751 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.402      ;
; 0.751 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.402      ;
; 0.760 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.411      ;
; 0.760 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.411      ;
; 0.792 ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.577      ;
; 0.809 ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.521      ; 1.593      ;
; 0.817 ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.602      ;
; 0.831 ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.523      ; 1.617      ;
; 0.843 ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.523      ; 1.629      ;
; 0.846 ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.631      ;
; 0.850 ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.635      ;
; 0.853 ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.638      ;
; 0.853 ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.638      ;
; 0.856 ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.641      ;
; 0.866 ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.651      ;
; 0.876 ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.523      ; 1.662      ;
; 0.907 ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.692      ;
; 0.910 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.176      ;
; 0.910 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.176      ;
; 0.911 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.177      ;
; 0.972 ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.523      ; 1.758      ;
; 1.038 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.689      ;
; 1.038 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.421      ; 1.689      ;
; 1.052 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.319      ;
; 1.078 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.344      ;
; 1.078 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.344      ;
; 1.079 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.345      ;
; 1.082 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.348      ;
; 1.119 ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 1.904      ;
; 1.143 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.409      ;
; 1.144 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.410      ;
; 1.145 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.411      ;
; 1.148 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.414      ;
; 1.178 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.444      ;
; 1.178 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.444      ;
; 1.179 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.445      ;
; 1.181 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.447      ;
; 1.181 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.447      ;
; 1.182 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.448      ;
; 1.263 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.529      ;
; 1.285 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.551      ;
; 1.286 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.552      ;
; 1.287 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.553      ;
; 1.342 ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.522      ; 2.127      ;
; 1.369 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.635      ;
; 1.392 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.658      ;
; 1.395 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.661      ;
; 1.426 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.692      ;
; 1.438 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.704      ;
; 1.440 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.706      ;
; 1.441 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.707      ;
; 1.442 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.708      ;
; 1.443 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.709      ;
; 1.443 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.709      ;
; 1.446 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.712      ;
; 1.482 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.748      ;
; 1.492 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.758      ;
; 1.516 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.782      ;
; 1.552 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.818      ;
; 1.600 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.866      ;
; 1.600 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.866      ;
; 1.605 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.871      ;
; 1.639 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.905      ;
; 1.665 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.931      ;
; 1.699 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.965      ;
; 1.703 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.969      ;
; 1.703 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.969      ;
; 1.783 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 2.049      ;
; 1.788 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 2.054      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 3.045      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.529  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.794  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 102.326 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 519.734 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.099 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.191 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.192 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.307 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------------+-----------+---------------+
; Clock                                                  ; Slack     ; End Point TNS ;
+--------------------------------------------------------+-----------+---------------+
; clk_sys                                                ; 9.585     ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.164    ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 103.949   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.199   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 10416.418 ; 0.000         ;
+--------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.529 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.080      ;
; 15.533 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.076      ;
; 15.590 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 5.016      ;
; 15.594 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 5.012      ;
; 15.597 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.012      ;
; 15.600 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 5.006      ;
; 15.601 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.008      ;
; 15.604 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 5.002      ;
; 15.646 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.963      ;
; 15.650 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.959      ;
; 15.658 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.948      ;
; 15.662 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.944      ;
; 15.665 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.944      ;
; 15.668 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.938      ;
; 15.669 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.940      ;
; 15.672 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.934      ;
; 15.674 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.935      ;
; 15.676 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.933      ;
; 15.678 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.931      ;
; 15.710 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.896      ;
; 15.714 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.892      ;
; 15.714 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.895      ;
; 15.718 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.891      ;
; 15.719 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.890      ;
; 15.720 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.886      ;
; 15.723 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.886      ;
; 15.724 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.882      ;
; 15.726 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.880      ;
; 15.730 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.876      ;
; 15.730 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.879      ;
; 15.733 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.876      ;
; 15.736 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.870      ;
; 15.737 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.872      ;
; 15.738 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.871      ;
; 15.740 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.866      ;
; 15.740 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.869      ;
; 15.742 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.867      ;
; 15.742 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.867      ;
; 15.744 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.865      ;
; 15.746 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.863      ;
; 15.746 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.863      ;
; 15.750 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.859      ;
; 15.755 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.853      ;
; 15.759 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.849      ;
; 15.778 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.830      ;
; 15.778 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.828      ;
; 15.782 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.826      ;
; 15.782 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.824      ;
; 15.782 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.827      ;
; 15.786 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.823      ;
; 15.787 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.822      ;
; 15.788 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.818      ;
; 15.791 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.818      ;
; 15.792 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.814      ;
; 15.794 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.812      ;
; 15.794 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.815      ;
; 15.798 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.808      ;
; 15.798 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.811      ;
; 15.801 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.808      ;
; 15.804 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.802      ;
; 15.805 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.804      ;
; 15.806 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.803      ;
; 15.808 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.798      ;
; 15.808 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.801      ;
; 15.810 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.799      ;
; 15.810 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.799      ;
; 15.812 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.797      ;
; 15.812 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.795      ;
; 15.814 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.795      ;
; 15.814 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.795      ;
; 15.817 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.790      ;
; 15.818 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.791      ;
; 15.823 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.785      ;
; 15.827 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.781      ;
; 15.834 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.773      ;
; 15.838 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.769      ;
; 15.839 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.768      ;
; 15.839 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.768      ;
; 15.843 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.764      ;
; 15.844 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.763      ;
; 15.846 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.762      ;
; 15.846 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.760      ;
; 15.849 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.758      ;
; 15.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 4.758      ;
; 15.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.756      ;
; 15.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.759      ;
; 15.854 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.755      ;
; 15.854 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.753      ;
; 15.855 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.754      ;
; 15.856 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.750      ;
; 15.859 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.750      ;
; 15.860 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.746      ;
; 15.862 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.744      ;
; 15.862 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.747      ;
; 15.866 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.740      ;
; 15.866 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.743      ;
; 15.869 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.740      ;
; 15.872 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.214     ; 4.734      ;
; 15.873 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.736      ;
; 15.874 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[8]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 4.735      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 18.794  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.800      ;
; 18.803  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.222     ; 1.803      ;
; 18.854  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.739      ;
; 18.866  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.226     ; 1.736      ;
; 18.923  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.230     ; 1.675      ;
; 19.013  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.580      ;
; 19.111  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.477      ;
; 19.151  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.444      ;
; 19.152  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.433      ;
; 19.162  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.427      ;
; 19.167  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.425      ;
; 19.199  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.401      ;
; 19.223  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.369      ;
; 19.264  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.329      ;
; 19.264  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.330      ;
; 19.279  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.317      ;
; 19.303  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.292      ;
; 19.345  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.251      ;
; 19.347  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.229     ; 1.252      ;
; 19.445  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.145      ;
; 19.492  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.227     ; 1.109      ;
; 19.493  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.226     ; 1.109      ;
; 19.493  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.230     ; 1.105      ;
; 19.591  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.005      ;
; 19.611  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.223     ; 0.994      ;
; 19.625  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.975      ;
; 19.645  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 0.947      ;
; 19.659  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.231     ; 0.938      ;
; 19.681  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.919      ;
; 19.783  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.817      ;
; 19.785  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.815      ;
; 19.809  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.227     ; 0.792      ;
; 508.390 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.393     ;
; 508.394 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.389     ;
; 508.458 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.325     ;
; 508.462 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.321     ;
; 508.473 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.310     ;
; 508.477 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.306     ;
; 508.526 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.257     ;
; 508.530 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.253     ;
; 508.541 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.242     ;
; 508.545 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.238     ;
; 508.594 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.189     ;
; 508.598 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.185     ;
; 508.609 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.174     ;
; 508.613 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.170     ;
; 508.637 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.146     ;
; 508.641 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.142     ;
; 508.662 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.121     ;
; 508.666 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.117     ;
; 508.677 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.106     ;
; 508.681 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.102     ;
; 508.705 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.078     ;
; 508.709 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.074     ;
; 508.730 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.053     ;
; 508.734 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.049     ;
; 508.745 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.038     ;
; 508.749 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.034     ;
; 508.773 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.010     ;
; 508.777 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 12.006     ;
; 508.798 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.985     ;
; 508.802 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.981     ;
; 508.813 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.970     ;
; 508.817 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.966     ;
; 508.841 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.942     ;
; 508.845 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.938     ;
; 508.866 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.917     ;
; 508.870 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.913     ;
; 508.881 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.902     ;
; 508.885 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.898     ;
; 508.909 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.874     ;
; 508.913 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.870     ;
; 508.925 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.858     ;
; 508.929 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.854     ;
; 508.934 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.849     ;
; 508.938 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.845     ;
; 508.949 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.834     ;
; 508.953 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.830     ;
; 508.977 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.806     ;
; 508.981 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.802     ;
; 508.993 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.790     ;
; 508.997 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.786     ;
; 509.002 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.781     ;
; 509.006 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.777     ;
; 509.008 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.775     ;
; 509.012 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.771     ;
; 509.017 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.766     ;
; 509.021 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.762     ;
; 509.045 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.738     ;
; 509.049 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.734     ;
; 509.061 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.722     ;
; 509.065 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.718     ;
; 509.070 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.713     ;
; 509.074 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.709     ;
; 509.076 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.707     ;
; 509.080 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.703     ;
; 509.085 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.698     ;
; 509.089 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.694     ;
; 509.113 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.670     ;
; 509.117 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.037     ; 11.666     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 102.326 ; ciccomp:CICCOMP_I|output_register[5]  ; Hilbert:HILBERT_I|delay_pipeline[0][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.083     ; 1.744      ;
; 102.948 ; ciccomp:CICCOMP_I|output_register[11] ; Hilbert:HILBERT_I|delay_pipeline[0][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 1.109      ;
; 102.965 ; ciccomp:CICCOMP_I|output_register[4]  ; Hilbert:HILBERT_I|delay_pipeline[0][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.084     ; 1.104      ;
; 102.966 ; ciccomp:CICCOMP_I|output_register[1]  ; Hilbert:HILBERT_I|delay_pipeline[0][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 1.091      ;
; 103.044 ; ciccomp:CICCOMP_I|output_register[6]  ; Hilbert:HILBERT_I|delay_pipeline[0][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 1.013      ;
; 103.044 ; ciccomp:CICCOMP_I|output_register[10] ; Hilbert:HILBERT_I|delay_pipeline[0][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 1.013      ;
; 103.057 ; ciccomp:CICCOMP_I|output_register[3]  ; Hilbert:HILBERT_I|delay_pipeline[0][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 1.000      ;
; 103.058 ; ciccomp:CICCOMP_I|output_register[9]  ; Hilbert:HILBERT_I|delay_pipeline[0][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 0.999      ;
; 103.098 ; ciccomp:CICCOMP_I|output_register[12] ; Hilbert:HILBERT_I|delay_pipeline[0][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.083     ; 0.972      ;
; 103.171 ; ciccomp:CICCOMP_I|output_register[8]  ; Hilbert:HILBERT_I|delay_pipeline[0][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.096     ; 0.886      ;
; 103.301 ; ciccomp:CICCOMP_I|output_register[0]  ; Hilbert:HILBERT_I|delay_pipeline[0][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.094     ; 0.758      ;
; 103.343 ; ciccomp:CICCOMP_I|output_register[15] ; Hilbert:HILBERT_I|delay_pipeline[0][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.093     ; 0.717      ;
; 103.352 ; ciccomp:CICCOMP_I|output_register[13] ; Hilbert:HILBERT_I|delay_pipeline[0][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.093     ; 0.708      ;
; 103.361 ; ciccomp:CICCOMP_I|output_register[7]  ; Hilbert:HILBERT_I|delay_pipeline[0][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.093     ; 0.699      ;
; 103.415 ; ciccomp:CICCOMP_I|output_register[2]  ; Hilbert:HILBERT_I|delay_pipeline[0][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.089     ; 0.649      ;
; 103.470 ; ciccomp:CICCOMP_I|output_register[14] ; Hilbert:HILBERT_I|delay_pipeline[0][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 104.166      ; -0.093     ; 0.590      ;
; 195.770 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.517     ;
; 195.799 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.488     ;
; 195.838 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.449     ;
; 195.867 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.420     ;
; 195.906 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.381     ;
; 195.935 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.352     ;
; 195.974 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.313     ;
; 196.003 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.284     ;
; 196.042 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.245     ;
; 196.071 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.216     ;
; 196.110 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.177     ;
; 196.139 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.148     ;
; 196.178 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.109     ;
; 196.207 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.080     ;
; 196.234 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.053     ;
; 196.246 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.041     ;
; 196.263 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 12.024     ;
; 196.302 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.985     ;
; 196.329 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.956     ;
; 196.331 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.956     ;
; 196.360 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.925     ;
; 196.363 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.924     ;
; 196.370 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.917     ;
; 196.392 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.895     ;
; 196.397 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.888     ;
; 196.399 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.888     ;
; 196.428 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.857     ;
; 196.431 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.856     ;
; 196.438 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.849     ;
; 196.460 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.827     ;
; 196.465 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.820     ;
; 196.467 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.820     ;
; 196.496 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.789     ;
; 196.499 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.788     ;
; 196.506 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.781     ;
; 196.528 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.759     ;
; 196.533 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.752     ;
; 196.535 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.752     ;
; 196.564 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.721     ;
; 196.567 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.720     ;
; 196.574 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.713     ;
; 196.596 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.691     ;
; 196.601 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[6]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.684     ;
; 196.603 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.684     ;
; 196.632 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[5]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.653     ;
; 196.635 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.652     ;
; 196.642 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.645     ;
; 196.664 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.623     ;
; 196.669 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[4]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.616     ;
; 196.671 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.616     ;
; 196.672 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.615     ;
; 196.700 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[3]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.585     ;
; 196.701 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[28]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.586     ;
; 196.703 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.584     ;
; 196.710 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.577     ;
; 196.732 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.555     ;
; 196.740 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[27]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.547     ;
; 196.769 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[26]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.518     ;
; 196.771 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[17]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.516     ;
; 196.793 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.492     ;
; 196.800 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[16]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.487     ;
; 196.808 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[25]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.479     ;
; 196.824 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.461     ;
; 196.837 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[24]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.450     ;
; 196.839 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[15]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.448     ;
; 196.861 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.424     ;
; 196.869 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[2]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.416     ;
; 196.876 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[23]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.411     ;
; 196.892 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.393     ;
; 196.905 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[22]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.382     ;
; 196.922 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[14]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.363     ;
; 196.929 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[10]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.356     ;
; 196.944 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[21]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.343     ;
; 196.953 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[13]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.332     ;
; 196.960 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[9]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.325     ;
; 196.973 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[20]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.314     ;
; 196.978 ; Hilbert:HILBERT_I|cur_count[2]        ; Hilbert:HILBERT_I|acc_out_1[1]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.307     ;
; 196.990 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[12]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.295     ;
; 196.997 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[8]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.288     ;
; 197.012 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[19]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.275     ;
; 197.021 ; Hilbert:HILBERT_I|cur_count[5]        ; Hilbert:HILBERT_I|acc_out_1[11]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.264     ;
; 197.028 ; Hilbert:HILBERT_I|cur_count[0]        ; Hilbert:HILBERT_I|acc_out_1[7]          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.035     ; 11.257     ;
; 197.041 ; Hilbert:HILBERT_I|cur_count[3]        ; Hilbert:HILBERT_I|acc_out_1[18]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.246     ;
; 197.057 ; Hilbert:HILBERT_I|cur_count[1]        ; Hilbert:HILBERT_I|acc_out_1[29]         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 208.333      ; -0.033     ; 11.230     ;
+---------+---------------------------------------+-----------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 519.734   ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 1.207      ;
; 519.872   ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 1.069      ;
; 519.969   ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.087      ; 0.973      ;
; 520.003   ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.938      ;
; 520.020   ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.087      ; 0.922      ;
; 520.027   ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.914      ;
; 520.031   ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.910      ;
; 520.032   ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.909      ;
; 520.034   ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.907      ;
; 520.037   ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.904      ;
; 520.037   ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.904      ;
; 520.040   ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.087      ; 0.902      ;
; 520.044   ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.087      ; 0.898      ;
; 520.053   ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.888      ;
; 520.056   ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.085      ; 0.884      ;
; 520.068   ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 520.846      ; 0.086      ; 0.873      ;
; 20831.926 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.358      ;
; 20831.927 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.357      ;
; 20831.928 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.356      ;
; 20831.946 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.338      ;
; 20831.948 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.336      ;
; 20831.948 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.336      ;
; 20831.957 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.327      ;
; 20831.959 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.325      ;
; 20831.960 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.324      ;
; 20831.960 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.324      ;
; 20831.984 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.300      ;
; 20831.986 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.298      ;
; 20831.986 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.298      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.048     ; 1.248      ;
; 20831.992 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.292      ;
; 20831.993 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.291      ;
; 20831.994 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.290      ;
; 20831.998 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.286      ;
; 20832.011 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.273      ;
; 20832.012 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.272      ;
; 20832.013 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.271      ;
; 20832.014 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.270      ;
; 20832.014 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.270      ;
; 20832.014 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.270      ;
; 20832.026 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.258      ;
; 20832.032 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.252      ;
; 20832.034 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.250      ;
; 20832.034 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.250      ;
; 20832.037 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.247      ;
; 20832.039 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.245      ;
; 20832.040 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.244      ;
; 20832.046 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.238      ;
; 20832.058 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.226      ;
; 20832.059 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.225      ;
; 20832.060 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.224      ;
; 20832.064 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.220      ;
; 20832.066 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.218      ;
; 20832.066 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.218      ;
; 20832.078 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.206      ;
; 20832.078 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.206      ;
; 20832.080 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.204      ;
; 20832.080 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.204      ;
; 20832.092 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.192      ;
; 20832.166 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.118      ;
; 20832.168 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.116      ;
; 20832.169 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.115      ;
; 20832.190 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.094      ;
; 20832.192 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.092      ;
; 20832.192 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.092      ;
; 20832.204 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; -0.036     ; 1.080      ;
; 20832.542 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.942      ;
; 20832.544 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.942      ;
; 20832.713 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.771      ;
; 20832.715 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.771      ;
; 20832.719 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.765      ;
; 20832.721 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.765      ;
; 20832.723 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.761      ;
; 20832.725 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.761      ;
; 20832.728 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.756      ;
; 20832.730 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.756      ;
; 20832.736 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.748      ;
; 20832.736 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.142      ; 0.748      ;
; 20832.738 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.748      ;
; 20832.738 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 20833.333    ; 0.144      ; 0.748      ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.099 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.428      ;
; 0.100 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.429      ;
; 0.105 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.434      ;
; 0.105 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.434      ;
; 0.115 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.437      ;
; 0.140 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.144 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.147 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][65] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.171 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][62] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.501      ;
; 0.172 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a0~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][66] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.506      ;
; 0.177 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.177 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.177 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][58] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.178 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.507      ;
; 0.178 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.506      ;
; 0.179 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][55] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.509      ;
; 0.179 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.508      ;
; 0.180 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.180 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][52] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.181 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.510      ;
; 0.182 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.507      ;
; 0.183 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][56] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.513      ;
; 0.183 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][67] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.513      ;
; 0.183 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.183 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.183 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.184 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.513      ;
; 0.185 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[10]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.510      ;
; 0.185 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][59] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.515      ;
; 0.185 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram|ram_block1a19~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.514      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|full_dff                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.191 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[0][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[1][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[8][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[10][3]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[11][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[0][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[1][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[15][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[148][0]  ; Hilbert:HILBERT_I|delay_pipeline[149][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[145][0]  ; Hilbert:HILBERT_I|delay_pipeline[146][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[30][1]   ; Hilbert:HILBERT_I|delay_pipeline[31][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[187][2]  ; Hilbert:HILBERT_I|delay_pipeline[188][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[174][2]  ; Hilbert:HILBERT_I|delay_pipeline[175][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[90][4]   ; Hilbert:HILBERT_I|delay_pipeline[91][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[7][5]    ; Hilbert:HILBERT_I|delay_pipeline[8][5]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[154][6]  ; Hilbert:HILBERT_I|delay_pipeline[155][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[194][9]  ; Hilbert:HILBERT_I|delay_pipeline[195][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[99][12]  ; Hilbert:HILBERT_I|delay_pipeline[100][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[60][12]  ; Hilbert:HILBERT_I|delay_pipeline[61][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[54][12]  ; Hilbert:HILBERT_I|delay_pipeline[55][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[34][12]  ; Hilbert:HILBERT_I|delay_pipeline[35][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[193][13] ; Hilbert:HILBERT_I|delay_pipeline[194][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[109][14] ; Hilbert:HILBERT_I|delay_pipeline[110][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Hilbert:HILBERT_I|delay_pipeline[130][9]  ; Hilbert:HILBERT_I|delay_pipeline[131][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[143][0]  ; Hilbert:HILBERT_I|delay_pipeline[144][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[140][0]  ; Hilbert:HILBERT_I|delay_pipeline[141][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[137][0]  ; Hilbert:HILBERT_I|delay_pipeline[138][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[35][0]   ; Hilbert:HILBERT_I|delay_pipeline[36][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[29][0]   ; Hilbert:HILBERT_I|delay_pipeline[30][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[196][1]  ; Hilbert:HILBERT_I|delay_pipeline[197][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[194][1]  ; Hilbert:HILBERT_I|delay_pipeline[195][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[100][1]  ; Hilbert:HILBERT_I|delay_pipeline[101][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[79][1]   ; Hilbert:HILBERT_I|delay_pipeline[80][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[33][1]   ; Hilbert:HILBERT_I|delay_pipeline[34][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[25][1]   ; Hilbert:HILBERT_I|delay_pipeline[26][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[182][2]  ; Hilbert:HILBERT_I|delay_pipeline[183][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[180][2]  ; Hilbert:HILBERT_I|delay_pipeline[181][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[178][2]  ; Hilbert:HILBERT_I|delay_pipeline[179][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[168][2]  ; Hilbert:HILBERT_I|delay_pipeline[169][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[151][2]  ; Hilbert:HILBERT_I|delay_pipeline[152][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[146][2]  ; Hilbert:HILBERT_I|delay_pipeline[147][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[129][2]  ; Hilbert:HILBERT_I|delay_pipeline[130][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[80][2]   ; Hilbert:HILBERT_I|delay_pipeline[81][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[58][2]   ; Hilbert:HILBERT_I|delay_pipeline[59][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[54][2]   ; Hilbert:HILBERT_I|delay_pipeline[55][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[137][3]  ; Hilbert:HILBERT_I|delay_pipeline[138][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[100][3]  ; Hilbert:HILBERT_I|delay_pipeline[101][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[74][3]   ; Hilbert:HILBERT_I|delay_pipeline[75][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[39][3]   ; Hilbert:HILBERT_I|delay_pipeline[40][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[30][3]   ; Hilbert:HILBERT_I|delay_pipeline[31][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[18][3]   ; Hilbert:HILBERT_I|delay_pipeline[19][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[148][4]  ; Hilbert:HILBERT_I|delay_pipeline[149][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[146][4]  ; Hilbert:HILBERT_I|delay_pipeline[147][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[129][4]  ; Hilbert:HILBERT_I|delay_pipeline[130][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[116][4]  ; Hilbert:HILBERT_I|delay_pipeline[117][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[115][4]  ; Hilbert:HILBERT_I|delay_pipeline[116][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[86][4]   ; Hilbert:HILBERT_I|delay_pipeline[87][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[76][4]   ; Hilbert:HILBERT_I|delay_pipeline[77][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[72][4]   ; Hilbert:HILBERT_I|delay_pipeline[73][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[55][4]   ; Hilbert:HILBERT_I|delay_pipeline[56][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[181][5]  ; Hilbert:HILBERT_I|delay_pipeline[182][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[174][5]  ; Hilbert:HILBERT_I|delay_pipeline[175][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[165][5]  ; Hilbert:HILBERT_I|delay_pipeline[166][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[156][5]  ; Hilbert:HILBERT_I|delay_pipeline[157][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[127][5]  ; Hilbert:HILBERT_I|delay_pipeline[128][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[86][5]   ; Hilbert:HILBERT_I|delay_pipeline[87][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[4][5]    ; Hilbert:HILBERT_I|delay_pipeline[5][5]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[145][6]  ; Hilbert:HILBERT_I|delay_pipeline[146][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[138][6]  ; Hilbert:HILBERT_I|delay_pipeline[139][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[80][6]   ; Hilbert:HILBERT_I|delay_pipeline[81][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[31][6]   ; Hilbert:HILBERT_I|delay_pipeline[32][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[22][6]   ; Hilbert:HILBERT_I|delay_pipeline[23][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[194][7]  ; Hilbert:HILBERT_I|delay_pipeline[195][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[176][7]  ; Hilbert:HILBERT_I|delay_pipeline[177][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[140][7]  ; Hilbert:HILBERT_I|delay_pipeline[141][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[138][7]  ; Hilbert:HILBERT_I|delay_pipeline[139][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[132][7]  ; Hilbert:HILBERT_I|delay_pipeline[133][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[117][7]  ; Hilbert:HILBERT_I|delay_pipeline[118][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[66][7]   ; Hilbert:HILBERT_I|delay_pipeline[67][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[3][7]    ; Hilbert:HILBERT_I|delay_pipeline[4][7]    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[180][8]  ; Hilbert:HILBERT_I|delay_pipeline[181][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[92][8]   ; Hilbert:HILBERT_I|delay_pipeline[93][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[90][8]   ; Hilbert:HILBERT_I|delay_pipeline[91][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[88][8]   ; Hilbert:HILBERT_I|delay_pipeline[89][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[145][9]  ; Hilbert:HILBERT_I|delay_pipeline[146][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[156][10] ; Hilbert:HILBERT_I|delay_pipeline[157][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[143][10] ; Hilbert:HILBERT_I|delay_pipeline[144][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[138][10] ; Hilbert:HILBERT_I|delay_pipeline[139][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[132][10] ; Hilbert:HILBERT_I|delay_pipeline[133][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[130][10] ; Hilbert:HILBERT_I|delay_pipeline[131][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[117][12] ; Hilbert:HILBERT_I|delay_pipeline[118][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[97][12]  ; Hilbert:HILBERT_I|delay_pipeline[98][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[90][12]  ; Hilbert:HILBERT_I|delay_pipeline[91][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[88][12]  ; Hilbert:HILBERT_I|delay_pipeline[89][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[40][12]  ; Hilbert:HILBERT_I|delay_pipeline[41][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[196][13] ; Hilbert:HILBERT_I|delay_pipeline[197][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[186][13] ; Hilbert:HILBERT_I|delay_pipeline[187][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[164][13] ; Hilbert:HILBERT_I|delay_pipeline[165][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[163][13] ; Hilbert:HILBERT_I|delay_pipeline[164][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[142][14] ; Hilbert:HILBERT_I|delay_pipeline[143][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[127][14] ; Hilbert:HILBERT_I|delay_pipeline[128][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[123][14] ; Hilbert:HILBERT_I|delay_pipeline[124][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[121][14] ; Hilbert:HILBERT_I|delay_pipeline[122][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[107][14] ; Hilbert:HILBERT_I|delay_pipeline[108][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[94][14]  ; Hilbert:HILBERT_I|delay_pipeline[95][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[92][14]  ; Hilbert:HILBERT_I|delay_pipeline[93][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[90][14]  ; Hilbert:HILBERT_I|delay_pipeline[91][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Hilbert:HILBERT_I|delay_pipeline[88][14]  ; Hilbert:HILBERT_I|delay_pipeline[89][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.307 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.635      ;
; 0.308 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.634      ;
; 0.312 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.640      ;
; 0.313 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.639      ;
; 0.316 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.644      ;
; 0.317 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.643      ;
; 0.321 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.649      ;
; 0.322 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.648      ;
; 0.325 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.653      ;
; 0.326 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.652      ;
; 0.326 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.654      ;
; 0.327 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.653      ;
; 0.332 ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.746      ;
; 0.334 ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.748      ;
; 0.341 ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.278      ; 0.756      ;
; 0.342 ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.276      ; 0.755      ;
; 0.345 ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.759      ;
; 0.348 ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.278      ; 0.763      ;
; 0.349 ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.763      ;
; 0.349 ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.763      ;
; 0.352 ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.766      ;
; 0.356 ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.770      ;
; 0.357 ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.771      ;
; 0.360 ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.278      ; 0.775      ;
; 0.373 ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.787      ;
; 0.409 ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                             ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.278      ; 0.824      ;
; 0.415 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.536      ;
; 0.416 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.536      ;
; 0.458 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.584      ;
; 0.474 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.802      ;
; 0.475 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.222      ; 0.801      ;
; 0.477 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.598      ;
; 0.494 ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 0.908      ;
; 0.521 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.642      ;
; 0.535 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.656      ;
; 0.539 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.659      ;
; 0.550 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.670      ;
; 0.595 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                              ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.013        ; 0.277      ; 1.011      ;
; 0.608 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.728      ;
; 0.616 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.736      ;
; 0.629 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.749      ;
; 0.629 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.749      ;
; 0.630 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.750      ;
; 0.630 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.750      ;
; 0.630 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.750      ;
; 0.630 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.750      ;
; 0.632 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.753      ;
; 0.633 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.753      ;
; 0.671 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.791      ;
; 0.681 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.801      ;
; 0.683 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.803      ;
; 0.693 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.813      ;
; 0.694 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.814      ;
; 0.695 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[3]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.815      ;
; 0.736 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.856      ;
; 0.738 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.858      ;
; 0.760 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[4]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.880      ;
; 0.762 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[5]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.882      ;
; 0.771 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.891      ;
; 0.771 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.891      ;
; 0.784 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[2]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[1]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.904      ;
; 0.798 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[0]                           ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|counter_reg_bit[6]                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.918      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a15                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a14                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a13                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a12                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a11                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a10                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a9                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a8                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a7                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a6                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a5                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a4                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a3                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a2                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a1                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0~portb_address_reg0 ; data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2|ram_block3a0                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.011      ; 1.169      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 9.095   ; 0.099 ; N/A      ; N/A     ; 9.585               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.095   ; 0.099 ; N/A      ; N/A     ; 9.973               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.302  ; 0.191 ; N/A      ; N/A     ; 260.108             ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 100.226 ; 0.192 ; N/A      ; N/A     ; 103.859             ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 518.613 ; 0.307 ; N/A      ; N/A     ; 10416.361           ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PREAMP            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; ADC_OTR          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_sys          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STM32_DATA_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_CLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_SYNC       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 154804   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1848614  ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 24006542 ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 156      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 154804   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1848614  ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; 24006542 ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; 156      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 246   ; 246  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; Target                                                 ; Clock                                                  ; Type      ; Status        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; STM32_CLK                                              ;                                                        ; Base      ; Unconstrained ;
; clk_sys                                                ; clk_sys                                                ; Base      ; Constrained   ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Mon Oct 08 21:00:51 2018
Info: Command: quartus_sta UA3REO -c UA3REO
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 12 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3125 -multiply_by 3 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|I_HOLD[15] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.095               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.302               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   100.226               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   518.613               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.500               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.501               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.779               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.927               0.000 clk_sys 
    Info (332119):     9.973               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   103.859               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   260.108               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10416.361               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|I_HOLD[15] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.046               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.546               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   100.403               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   518.688               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.470               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.720               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.937               0.000 clk_sys 
    Info (332119):     9.990               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   103.860               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   260.109               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10416.361               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|I_HOLD[15] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.529               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.794               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   102.326               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   519.734               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.192               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.307               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_sys 
    Info (332119):    10.164               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   103.949               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   260.199               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10416.418               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Mon Oct 08 21:01:00 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


