
powermeterieee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  0800ad98  0800ad98  0001ad98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aec0  0800aec0  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800aec0  0800aec0  0001aec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aec8  0800aec8  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aec8  0800aec8  0001aec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aecc  0800aecc  0001aecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800aed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000028e8  20000060  0800af30  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002948  0800af30  00022948  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000218e8  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040dc  00000000  00000000  000419bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bb8  00000000  00000000  00045a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000159c  00000000  00000000  00047650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004239  00000000  00000000  00048bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ef3d  00000000  00000000  0004ce25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00110aea  00000000  00000000  0006bd62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007b40  00000000  00000000  0017c84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0018438c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ad80 	.word	0x0800ad80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	0800ad80 	.word	0x0800ad80

080001d0 <__aeabi_dmul>:
 80001d0:	b570      	push	{r4, r5, r6, lr}
 80001d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001de:	bf1d      	ittte	ne
 80001e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e4:	ea94 0f0c 	teqne	r4, ip
 80001e8:	ea95 0f0c 	teqne	r5, ip
 80001ec:	f000 f8de 	bleq	80003ac <__aeabi_dmul+0x1dc>
 80001f0:	442c      	add	r4, r5
 80001f2:	ea81 0603 	eor.w	r6, r1, r3
 80001f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000202:	bf18      	it	ne
 8000204:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000208:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800020c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000210:	d038      	beq.n	8000284 <__aeabi_dmul+0xb4>
 8000212:	fba0 ce02 	umull	ip, lr, r0, r2
 8000216:	f04f 0500 	mov.w	r5, #0
 800021a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800021e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000222:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000226:	f04f 0600 	mov.w	r6, #0
 800022a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800022e:	f09c 0f00 	teq	ip, #0
 8000232:	bf18      	it	ne
 8000234:	f04e 0e01 	orrne.w	lr, lr, #1
 8000238:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800023c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000240:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000244:	d204      	bcs.n	8000250 <__aeabi_dmul+0x80>
 8000246:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024a:	416d      	adcs	r5, r5
 800024c:	eb46 0606 	adc.w	r6, r6, r6
 8000250:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000254:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000258:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800025c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000260:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000264:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000268:	bf88      	it	hi
 800026a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800026e:	d81e      	bhi.n	80002ae <__aeabi_dmul+0xde>
 8000270:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000274:	bf08      	it	eq
 8000276:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027a:	f150 0000 	adcs.w	r0, r0, #0
 800027e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000288:	ea46 0101 	orr.w	r1, r6, r1
 800028c:	ea40 0002 	orr.w	r0, r0, r2
 8000290:	ea81 0103 	eor.w	r1, r1, r3
 8000294:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000298:	bfc2      	ittt	gt
 800029a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800029e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a2:	bd70      	popgt	{r4, r5, r6, pc}
 80002a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a8:	f04f 0e00 	mov.w	lr, #0
 80002ac:	3c01      	subs	r4, #1
 80002ae:	f300 80ab 	bgt.w	8000408 <__aeabi_dmul+0x238>
 80002b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002b6:	bfde      	ittt	le
 80002b8:	2000      	movle	r0, #0
 80002ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002be:	bd70      	pople	{r4, r5, r6, pc}
 80002c0:	f1c4 0400 	rsb	r4, r4, #0
 80002c4:	3c20      	subs	r4, #32
 80002c6:	da35      	bge.n	8000334 <__aeabi_dmul+0x164>
 80002c8:	340c      	adds	r4, #12
 80002ca:	dc1b      	bgt.n	8000304 <__aeabi_dmul+0x134>
 80002cc:	f104 0414 	add.w	r4, r4, #20
 80002d0:	f1c4 0520 	rsb	r5, r4, #32
 80002d4:	fa00 f305 	lsl.w	r3, r0, r5
 80002d8:	fa20 f004 	lsr.w	r0, r0, r4
 80002dc:	fa01 f205 	lsl.w	r2, r1, r5
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f0:	fa21 f604 	lsr.w	r6, r1, r4
 80002f4:	eb42 0106 	adc.w	r1, r2, r6
 80002f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002fc:	bf08      	it	eq
 80002fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000302:	bd70      	pop	{r4, r5, r6, pc}
 8000304:	f1c4 040c 	rsb	r4, r4, #12
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f304 	lsl.w	r3, r0, r4
 8000310:	fa20 f005 	lsr.w	r0, r0, r5
 8000314:	fa01 f204 	lsl.w	r2, r1, r4
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000320:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800032c:	bf08      	it	eq
 800032e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f1c4 0520 	rsb	r5, r4, #32
 8000338:	fa00 f205 	lsl.w	r2, r0, r5
 800033c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000340:	fa20 f304 	lsr.w	r3, r0, r4
 8000344:	fa01 f205 	lsl.w	r2, r1, r5
 8000348:	ea43 0302 	orr.w	r3, r3, r2
 800034c:	fa21 f004 	lsr.w	r0, r1, r4
 8000350:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000354:	fa21 f204 	lsr.w	r2, r1, r4
 8000358:	ea20 0002 	bic.w	r0, r0, r2
 800035c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f094 0f00 	teq	r4, #0
 8000370:	d10f      	bne.n	8000392 <__aeabi_dmul+0x1c2>
 8000372:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000376:	0040      	lsls	r0, r0, #1
 8000378:	eb41 0101 	adc.w	r1, r1, r1
 800037c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000380:	bf08      	it	eq
 8000382:	3c01      	subeq	r4, #1
 8000384:	d0f7      	beq.n	8000376 <__aeabi_dmul+0x1a6>
 8000386:	ea41 0106 	orr.w	r1, r1, r6
 800038a:	f095 0f00 	teq	r5, #0
 800038e:	bf18      	it	ne
 8000390:	4770      	bxne	lr
 8000392:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000396:	0052      	lsls	r2, r2, #1
 8000398:	eb43 0303 	adc.w	r3, r3, r3
 800039c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a0:	bf08      	it	eq
 80003a2:	3d01      	subeq	r5, #1
 80003a4:	d0f7      	beq.n	8000396 <__aeabi_dmul+0x1c6>
 80003a6:	ea43 0306 	orr.w	r3, r3, r6
 80003aa:	4770      	bx	lr
 80003ac:	ea94 0f0c 	teq	r4, ip
 80003b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b4:	bf18      	it	ne
 80003b6:	ea95 0f0c 	teqne	r5, ip
 80003ba:	d00c      	beq.n	80003d6 <__aeabi_dmul+0x206>
 80003bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c0:	bf18      	it	ne
 80003c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003c6:	d1d1      	bne.n	800036c <__aeabi_dmul+0x19c>
 80003c8:	ea81 0103 	eor.w	r1, r1, r3
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd70      	pop	{r4, r5, r6, pc}
 80003d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003da:	bf06      	itte	eq
 80003dc:	4610      	moveq	r0, r2
 80003de:	4619      	moveq	r1, r3
 80003e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e4:	d019      	beq.n	800041a <__aeabi_dmul+0x24a>
 80003e6:	ea94 0f0c 	teq	r4, ip
 80003ea:	d102      	bne.n	80003f2 <__aeabi_dmul+0x222>
 80003ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f0:	d113      	bne.n	800041a <__aeabi_dmul+0x24a>
 80003f2:	ea95 0f0c 	teq	r5, ip
 80003f6:	d105      	bne.n	8000404 <__aeabi_dmul+0x234>
 80003f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003fc:	bf1c      	itt	ne
 80003fe:	4610      	movne	r0, r2
 8000400:	4619      	movne	r1, r3
 8000402:	d10a      	bne.n	800041a <__aeabi_dmul+0x24a>
 8000404:	ea81 0103 	eor.w	r1, r1, r3
 8000408:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800040c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000410:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000414:	f04f 0000 	mov.w	r0, #0
 8000418:	bd70      	pop	{r4, r5, r6, pc}
 800041a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800041e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000422:	bd70      	pop	{r4, r5, r6, pc}

08000424 <__aeabi_drsub>:
 8000424:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000428:	e002      	b.n	8000430 <__adddf3>
 800042a:	bf00      	nop

0800042c <__aeabi_dsub>:
 800042c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000430 <__adddf3>:
 8000430:	b530      	push	{r4, r5, lr}
 8000432:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000436:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043a:	ea94 0f05 	teq	r4, r5
 800043e:	bf08      	it	eq
 8000440:	ea90 0f02 	teqeq	r0, r2
 8000444:	bf1f      	itttt	ne
 8000446:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800044e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000452:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000456:	f000 80e2 	beq.w	800061e <__adddf3+0x1ee>
 800045a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800045e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000462:	bfb8      	it	lt
 8000464:	426d      	neglt	r5, r5
 8000466:	dd0c      	ble.n	8000482 <__adddf3+0x52>
 8000468:	442c      	add	r4, r5
 800046a:	ea80 0202 	eor.w	r2, r0, r2
 800046e:	ea81 0303 	eor.w	r3, r1, r3
 8000472:	ea82 0000 	eor.w	r0, r2, r0
 8000476:	ea83 0101 	eor.w	r1, r3, r1
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	2d36      	cmp	r5, #54	; 0x36
 8000484:	bf88      	it	hi
 8000486:	bd30      	pophi	{r4, r5, pc}
 8000488:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800048c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000490:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000494:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000498:	d002      	beq.n	80004a0 <__adddf3+0x70>
 800049a:	4240      	negs	r0, r0
 800049c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004ac:	d002      	beq.n	80004b4 <__adddf3+0x84>
 80004ae:	4252      	negs	r2, r2
 80004b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b4:	ea94 0f05 	teq	r4, r5
 80004b8:	f000 80a7 	beq.w	800060a <__adddf3+0x1da>
 80004bc:	f1a4 0401 	sub.w	r4, r4, #1
 80004c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c4:	db0d      	blt.n	80004e2 <__adddf3+0xb2>
 80004c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ca:	fa22 f205 	lsr.w	r2, r2, r5
 80004ce:	1880      	adds	r0, r0, r2
 80004d0:	f141 0100 	adc.w	r1, r1, #0
 80004d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d8:	1880      	adds	r0, r0, r2
 80004da:	fa43 f305 	asr.w	r3, r3, r5
 80004de:	4159      	adcs	r1, r3
 80004e0:	e00e      	b.n	8000500 <__adddf3+0xd0>
 80004e2:	f1a5 0520 	sub.w	r5, r5, #32
 80004e6:	f10e 0e20 	add.w	lr, lr, #32
 80004ea:	2a01      	cmp	r2, #1
 80004ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f0:	bf28      	it	cs
 80004f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004f6:	fa43 f305 	asr.w	r3, r3, r5
 80004fa:	18c0      	adds	r0, r0, r3
 80004fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	d507      	bpl.n	8000516 <__adddf3+0xe6>
 8000506:	f04f 0e00 	mov.w	lr, #0
 800050a:	f1dc 0c00 	rsbs	ip, ip, #0
 800050e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000512:	eb6e 0101 	sbc.w	r1, lr, r1
 8000516:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800051a:	d31b      	bcc.n	8000554 <__adddf3+0x124>
 800051c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000520:	d30c      	bcc.n	800053c <__adddf3+0x10c>
 8000522:	0849      	lsrs	r1, r1, #1
 8000524:	ea5f 0030 	movs.w	r0, r0, rrx
 8000528:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800052c:	f104 0401 	add.w	r4, r4, #1
 8000530:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000534:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000538:	f080 809a 	bcs.w	8000670 <__adddf3+0x240>
 800053c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000540:	bf08      	it	eq
 8000542:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000546:	f150 0000 	adcs.w	r0, r0, #0
 800054a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800054e:	ea41 0105 	orr.w	r1, r1, r5
 8000552:	bd30      	pop	{r4, r5, pc}
 8000554:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000558:	4140      	adcs	r0, r0
 800055a:	eb41 0101 	adc.w	r1, r1, r1
 800055e:	3c01      	subs	r4, #1
 8000560:	bf28      	it	cs
 8000562:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000566:	d2e9      	bcs.n	800053c <__adddf3+0x10c>
 8000568:	f091 0f00 	teq	r1, #0
 800056c:	bf04      	itt	eq
 800056e:	4601      	moveq	r1, r0
 8000570:	2000      	moveq	r0, #0
 8000572:	fab1 f381 	clz	r3, r1
 8000576:	bf08      	it	eq
 8000578:	3320      	addeq	r3, #32
 800057a:	f1a3 030b 	sub.w	r3, r3, #11
 800057e:	f1b3 0220 	subs.w	r2, r3, #32
 8000582:	da0c      	bge.n	800059e <__adddf3+0x16e>
 8000584:	320c      	adds	r2, #12
 8000586:	dd08      	ble.n	800059a <__adddf3+0x16a>
 8000588:	f102 0c14 	add.w	ip, r2, #20
 800058c:	f1c2 020c 	rsb	r2, r2, #12
 8000590:	fa01 f00c 	lsl.w	r0, r1, ip
 8000594:	fa21 f102 	lsr.w	r1, r1, r2
 8000598:	e00c      	b.n	80005b4 <__adddf3+0x184>
 800059a:	f102 0214 	add.w	r2, r2, #20
 800059e:	bfd8      	it	le
 80005a0:	f1c2 0c20 	rsble	ip, r2, #32
 80005a4:	fa01 f102 	lsl.w	r1, r1, r2
 80005a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005ac:	bfdc      	itt	le
 80005ae:	ea41 010c 	orrle.w	r1, r1, ip
 80005b2:	4090      	lslle	r0, r2
 80005b4:	1ae4      	subs	r4, r4, r3
 80005b6:	bfa2      	ittt	ge
 80005b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005bc:	4329      	orrge	r1, r5
 80005be:	bd30      	popge	{r4, r5, pc}
 80005c0:	ea6f 0404 	mvn.w	r4, r4
 80005c4:	3c1f      	subs	r4, #31
 80005c6:	da1c      	bge.n	8000602 <__adddf3+0x1d2>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc0e      	bgt.n	80005ea <__adddf3+0x1ba>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0220 	rsb	r2, r4, #32
 80005d4:	fa20 f004 	lsr.w	r0, r0, r4
 80005d8:	fa01 f302 	lsl.w	r3, r1, r2
 80005dc:	ea40 0003 	orr.w	r0, r0, r3
 80005e0:	fa21 f304 	lsr.w	r3, r1, r4
 80005e4:	ea45 0103 	orr.w	r1, r5, r3
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	f1c4 040c 	rsb	r4, r4, #12
 80005ee:	f1c4 0220 	rsb	r2, r4, #32
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 f304 	lsl.w	r3, r1, r4
 80005fa:	ea40 0003 	orr.w	r0, r0, r3
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	fa21 f004 	lsr.w	r0, r1, r4
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	f094 0f00 	teq	r4, #0
 800060e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000612:	bf06      	itte	eq
 8000614:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000618:	3401      	addeq	r4, #1
 800061a:	3d01      	subne	r5, #1
 800061c:	e74e      	b.n	80004bc <__adddf3+0x8c>
 800061e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000622:	bf18      	it	ne
 8000624:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000628:	d029      	beq.n	800067e <__adddf3+0x24e>
 800062a:	ea94 0f05 	teq	r4, r5
 800062e:	bf08      	it	eq
 8000630:	ea90 0f02 	teqeq	r0, r2
 8000634:	d005      	beq.n	8000642 <__adddf3+0x212>
 8000636:	ea54 0c00 	orrs.w	ip, r4, r0
 800063a:	bf04      	itt	eq
 800063c:	4619      	moveq	r1, r3
 800063e:	4610      	moveq	r0, r2
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf1e      	ittt	ne
 8000648:	2100      	movne	r1, #0
 800064a:	2000      	movne	r0, #0
 800064c:	bd30      	popne	{r4, r5, pc}
 800064e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000652:	d105      	bne.n	8000660 <__adddf3+0x230>
 8000654:	0040      	lsls	r0, r0, #1
 8000656:	4149      	adcs	r1, r1
 8000658:	bf28      	it	cs
 800065a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800065e:	bd30      	pop	{r4, r5, pc}
 8000660:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000664:	bf3c      	itt	cc
 8000666:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800066a:	bd30      	popcc	{r4, r5, pc}
 800066c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000670:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000674:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000678:	f04f 0000 	mov.w	r0, #0
 800067c:	bd30      	pop	{r4, r5, pc}
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf1a      	itte	ne
 8000684:	4619      	movne	r1, r3
 8000686:	4610      	movne	r0, r2
 8000688:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800068c:	bf1c      	itt	ne
 800068e:	460b      	movne	r3, r1
 8000690:	4602      	movne	r2, r0
 8000692:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000696:	bf06      	itte	eq
 8000698:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800069c:	ea91 0f03 	teqeq	r1, r3
 80006a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006a4:	bd30      	pop	{r4, r5, pc}
 80006a6:	bf00      	nop

080006a8 <__aeabi_ui2d>:
 80006a8:	f090 0f00 	teq	r0, #0
 80006ac:	bf04      	itt	eq
 80006ae:	2100      	moveq	r1, #0
 80006b0:	4770      	bxeq	lr
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006bc:	f04f 0500 	mov.w	r5, #0
 80006c0:	f04f 0100 	mov.w	r1, #0
 80006c4:	e750      	b.n	8000568 <__adddf3+0x138>
 80006c6:	bf00      	nop

080006c8 <__aeabi_i2d>:
 80006c8:	f090 0f00 	teq	r0, #0
 80006cc:	bf04      	itt	eq
 80006ce:	2100      	moveq	r1, #0
 80006d0:	4770      	bxeq	lr
 80006d2:	b530      	push	{r4, r5, lr}
 80006d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e0:	bf48      	it	mi
 80006e2:	4240      	negmi	r0, r0
 80006e4:	f04f 0100 	mov.w	r1, #0
 80006e8:	e73e      	b.n	8000568 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_f2d>:
 80006ec:	0042      	lsls	r2, r0, #1
 80006ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fa:	bf1f      	itttt	ne
 80006fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000700:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000704:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000708:	4770      	bxne	lr
 800070a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800070e:	bf08      	it	eq
 8000710:	4770      	bxeq	lr
 8000712:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000716:	bf04      	itt	eq
 8000718:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800071c:	4770      	bxeq	lr
 800071e:	b530      	push	{r4, r5, lr}
 8000720:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000724:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	e71c      	b.n	8000568 <__adddf3+0x138>
 800072e:	bf00      	nop

08000730 <__aeabi_ul2d>:
 8000730:	ea50 0201 	orrs.w	r2, r0, r1
 8000734:	bf08      	it	eq
 8000736:	4770      	bxeq	lr
 8000738:	b530      	push	{r4, r5, lr}
 800073a:	f04f 0500 	mov.w	r5, #0
 800073e:	e00a      	b.n	8000756 <__aeabi_l2d+0x16>

08000740 <__aeabi_l2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800074e:	d502      	bpl.n	8000756 <__aeabi_l2d+0x16>
 8000750:	4240      	negs	r0, r0
 8000752:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000756:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800075a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000762:	f43f aed8 	beq.w	8000516 <__adddf3+0xe6>
 8000766:	f04f 0203 	mov.w	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800077e:	f1c2 0320 	rsb	r3, r2, #32
 8000782:	fa00 fc03 	lsl.w	ip, r0, r3
 8000786:	fa20 f002 	lsr.w	r0, r0, r2
 800078a:	fa01 fe03 	lsl.w	lr, r1, r3
 800078e:	ea40 000e 	orr.w	r0, r0, lr
 8000792:	fa21 f102 	lsr.w	r1, r1, r2
 8000796:	4414      	add	r4, r2
 8000798:	e6bd      	b.n	8000516 <__adddf3+0xe6>
 800079a:	bf00      	nop

0800079c <__aeabi_d2f>:
 800079c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007a4:	bf24      	itt	cs
 80007a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007ae:	d90d      	bls.n	80007cc <__aeabi_d2f+0x30>
 80007b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007c4:	bf08      	it	eq
 80007c6:	f020 0001 	biceq.w	r0, r0, #1
 80007ca:	4770      	bx	lr
 80007cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d0:	d121      	bne.n	8000816 <__aeabi_d2f+0x7a>
 80007d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007d6:	bfbc      	itt	lt
 80007d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007dc:	4770      	bxlt	lr
 80007de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007e6:	f1c2 0218 	rsb	r2, r2, #24
 80007ea:	f1c2 0c20 	rsb	ip, r2, #32
 80007ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80007f2:	fa20 f002 	lsr.w	r0, r0, r2
 80007f6:	bf18      	it	ne
 80007f8:	f040 0001 	orrne.w	r0, r0, #1
 80007fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000800:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000804:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000808:	ea40 000c 	orr.w	r0, r0, ip
 800080c:	fa23 f302 	lsr.w	r3, r3, r2
 8000810:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000814:	e7cc      	b.n	80007b0 <__aeabi_d2f+0x14>
 8000816:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800081a:	d107      	bne.n	800082c <__aeabi_d2f+0x90>
 800081c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000820:	bf1e      	ittt	ne
 8000822:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000826:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800082a:	4770      	bxne	lr
 800082c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000830:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000834:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop

0800083c <__aeabi_uldivmod>:
 800083c:	b953      	cbnz	r3, 8000854 <__aeabi_uldivmod+0x18>
 800083e:	b94a      	cbnz	r2, 8000854 <__aeabi_uldivmod+0x18>
 8000840:	2900      	cmp	r1, #0
 8000842:	bf08      	it	eq
 8000844:	2800      	cmpeq	r0, #0
 8000846:	bf1c      	itt	ne
 8000848:	f04f 31ff 	movne.w	r1, #4294967295
 800084c:	f04f 30ff 	movne.w	r0, #4294967295
 8000850:	f000 b970 	b.w	8000b34 <__aeabi_idiv0>
 8000854:	f1ad 0c08 	sub.w	ip, sp, #8
 8000858:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800085c:	f000 f806 	bl	800086c <__udivmoddi4>
 8000860:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000868:	b004      	add	sp, #16
 800086a:	4770      	bx	lr

0800086c <__udivmoddi4>:
 800086c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000870:	9e08      	ldr	r6, [sp, #32]
 8000872:	460d      	mov	r5, r1
 8000874:	4604      	mov	r4, r0
 8000876:	460f      	mov	r7, r1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d14a      	bne.n	8000912 <__udivmoddi4+0xa6>
 800087c:	428a      	cmp	r2, r1
 800087e:	4694      	mov	ip, r2
 8000880:	d965      	bls.n	800094e <__udivmoddi4+0xe2>
 8000882:	fab2 f382 	clz	r3, r2
 8000886:	b143      	cbz	r3, 800089a <__udivmoddi4+0x2e>
 8000888:	fa02 fc03 	lsl.w	ip, r2, r3
 800088c:	f1c3 0220 	rsb	r2, r3, #32
 8000890:	409f      	lsls	r7, r3
 8000892:	fa20 f202 	lsr.w	r2, r0, r2
 8000896:	4317      	orrs	r7, r2
 8000898:	409c      	lsls	r4, r3
 800089a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800089e:	fa1f f58c 	uxth.w	r5, ip
 80008a2:	fbb7 f1fe 	udiv	r1, r7, lr
 80008a6:	0c22      	lsrs	r2, r4, #16
 80008a8:	fb0e 7711 	mls	r7, lr, r1, r7
 80008ac:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80008b0:	fb01 f005 	mul.w	r0, r1, r5
 80008b4:	4290      	cmp	r0, r2
 80008b6:	d90a      	bls.n	80008ce <__udivmoddi4+0x62>
 80008b8:	eb1c 0202 	adds.w	r2, ip, r2
 80008bc:	f101 37ff 	add.w	r7, r1, #4294967295
 80008c0:	f080 811c 	bcs.w	8000afc <__udivmoddi4+0x290>
 80008c4:	4290      	cmp	r0, r2
 80008c6:	f240 8119 	bls.w	8000afc <__udivmoddi4+0x290>
 80008ca:	3902      	subs	r1, #2
 80008cc:	4462      	add	r2, ip
 80008ce:	1a12      	subs	r2, r2, r0
 80008d0:	b2a4      	uxth	r4, r4
 80008d2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008d6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008da:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008de:	fb00 f505 	mul.w	r5, r0, r5
 80008e2:	42a5      	cmp	r5, r4
 80008e4:	d90a      	bls.n	80008fc <__udivmoddi4+0x90>
 80008e6:	eb1c 0404 	adds.w	r4, ip, r4
 80008ea:	f100 32ff 	add.w	r2, r0, #4294967295
 80008ee:	f080 8107 	bcs.w	8000b00 <__udivmoddi4+0x294>
 80008f2:	42a5      	cmp	r5, r4
 80008f4:	f240 8104 	bls.w	8000b00 <__udivmoddi4+0x294>
 80008f8:	4464      	add	r4, ip
 80008fa:	3802      	subs	r0, #2
 80008fc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000900:	1b64      	subs	r4, r4, r5
 8000902:	2100      	movs	r1, #0
 8000904:	b11e      	cbz	r6, 800090e <__udivmoddi4+0xa2>
 8000906:	40dc      	lsrs	r4, r3
 8000908:	2300      	movs	r3, #0
 800090a:	e9c6 4300 	strd	r4, r3, [r6]
 800090e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000912:	428b      	cmp	r3, r1
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0xbc>
 8000916:	2e00      	cmp	r6, #0
 8000918:	f000 80ed 	beq.w	8000af6 <__udivmoddi4+0x28a>
 800091c:	2100      	movs	r1, #0
 800091e:	e9c6 0500 	strd	r0, r5, [r6]
 8000922:	4608      	mov	r0, r1
 8000924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000928:	fab3 f183 	clz	r1, r3
 800092c:	2900      	cmp	r1, #0
 800092e:	d149      	bne.n	80009c4 <__udivmoddi4+0x158>
 8000930:	42ab      	cmp	r3, r5
 8000932:	d302      	bcc.n	800093a <__udivmoddi4+0xce>
 8000934:	4282      	cmp	r2, r0
 8000936:	f200 80f8 	bhi.w	8000b2a <__udivmoddi4+0x2be>
 800093a:	1a84      	subs	r4, r0, r2
 800093c:	eb65 0203 	sbc.w	r2, r5, r3
 8000940:	2001      	movs	r0, #1
 8000942:	4617      	mov	r7, r2
 8000944:	2e00      	cmp	r6, #0
 8000946:	d0e2      	beq.n	800090e <__udivmoddi4+0xa2>
 8000948:	e9c6 4700 	strd	r4, r7, [r6]
 800094c:	e7df      	b.n	800090e <__udivmoddi4+0xa2>
 800094e:	b902      	cbnz	r2, 8000952 <__udivmoddi4+0xe6>
 8000950:	deff      	udf	#255	; 0xff
 8000952:	fab2 f382 	clz	r3, r2
 8000956:	2b00      	cmp	r3, #0
 8000958:	f040 8090 	bne.w	8000a7c <__udivmoddi4+0x210>
 800095c:	1a8a      	subs	r2, r1, r2
 800095e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000962:	fa1f fe8c 	uxth.w	lr, ip
 8000966:	2101      	movs	r1, #1
 8000968:	fbb2 f5f7 	udiv	r5, r2, r7
 800096c:	fb07 2015 	mls	r0, r7, r5, r2
 8000970:	0c22      	lsrs	r2, r4, #16
 8000972:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000976:	fb0e f005 	mul.w	r0, lr, r5
 800097a:	4290      	cmp	r0, r2
 800097c:	d908      	bls.n	8000990 <__udivmoddi4+0x124>
 800097e:	eb1c 0202 	adds.w	r2, ip, r2
 8000982:	f105 38ff 	add.w	r8, r5, #4294967295
 8000986:	d202      	bcs.n	800098e <__udivmoddi4+0x122>
 8000988:	4290      	cmp	r0, r2
 800098a:	f200 80cb 	bhi.w	8000b24 <__udivmoddi4+0x2b8>
 800098e:	4645      	mov	r5, r8
 8000990:	1a12      	subs	r2, r2, r0
 8000992:	b2a4      	uxth	r4, r4
 8000994:	fbb2 f0f7 	udiv	r0, r2, r7
 8000998:	fb07 2210 	mls	r2, r7, r0, r2
 800099c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009a0:	fb0e fe00 	mul.w	lr, lr, r0
 80009a4:	45a6      	cmp	lr, r4
 80009a6:	d908      	bls.n	80009ba <__udivmoddi4+0x14e>
 80009a8:	eb1c 0404 	adds.w	r4, ip, r4
 80009ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80009b0:	d202      	bcs.n	80009b8 <__udivmoddi4+0x14c>
 80009b2:	45a6      	cmp	lr, r4
 80009b4:	f200 80bb 	bhi.w	8000b2e <__udivmoddi4+0x2c2>
 80009b8:	4610      	mov	r0, r2
 80009ba:	eba4 040e 	sub.w	r4, r4, lr
 80009be:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80009c2:	e79f      	b.n	8000904 <__udivmoddi4+0x98>
 80009c4:	f1c1 0720 	rsb	r7, r1, #32
 80009c8:	408b      	lsls	r3, r1
 80009ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80009ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80009d2:	fa05 f401 	lsl.w	r4, r5, r1
 80009d6:	fa20 f307 	lsr.w	r3, r0, r7
 80009da:	40fd      	lsrs	r5, r7
 80009dc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009e0:	4323      	orrs	r3, r4
 80009e2:	fbb5 f8f9 	udiv	r8, r5, r9
 80009e6:	fa1f fe8c 	uxth.w	lr, ip
 80009ea:	fb09 5518 	mls	r5, r9, r8, r5
 80009ee:	0c1c      	lsrs	r4, r3, #16
 80009f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80009f4:	fb08 f50e 	mul.w	r5, r8, lr
 80009f8:	42a5      	cmp	r5, r4
 80009fa:	fa02 f201 	lsl.w	r2, r2, r1
 80009fe:	fa00 f001 	lsl.w	r0, r0, r1
 8000a02:	d90b      	bls.n	8000a1c <__udivmoddi4+0x1b0>
 8000a04:	eb1c 0404 	adds.w	r4, ip, r4
 8000a08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a0c:	f080 8088 	bcs.w	8000b20 <__udivmoddi4+0x2b4>
 8000a10:	42a5      	cmp	r5, r4
 8000a12:	f240 8085 	bls.w	8000b20 <__udivmoddi4+0x2b4>
 8000a16:	f1a8 0802 	sub.w	r8, r8, #2
 8000a1a:	4464      	add	r4, ip
 8000a1c:	1b64      	subs	r4, r4, r5
 8000a1e:	b29d      	uxth	r5, r3
 8000a20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a24:	fb09 4413 	mls	r4, r9, r3, r4
 8000a28:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000a2c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	d908      	bls.n	8000a46 <__udivmoddi4+0x1da>
 8000a34:	eb1c 0404 	adds.w	r4, ip, r4
 8000a38:	f103 35ff 	add.w	r5, r3, #4294967295
 8000a3c:	d26c      	bcs.n	8000b18 <__udivmoddi4+0x2ac>
 8000a3e:	45a6      	cmp	lr, r4
 8000a40:	d96a      	bls.n	8000b18 <__udivmoddi4+0x2ac>
 8000a42:	3b02      	subs	r3, #2
 8000a44:	4464      	add	r4, ip
 8000a46:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a4a:	fba3 9502 	umull	r9, r5, r3, r2
 8000a4e:	eba4 040e 	sub.w	r4, r4, lr
 8000a52:	42ac      	cmp	r4, r5
 8000a54:	46c8      	mov	r8, r9
 8000a56:	46ae      	mov	lr, r5
 8000a58:	d356      	bcc.n	8000b08 <__udivmoddi4+0x29c>
 8000a5a:	d053      	beq.n	8000b04 <__udivmoddi4+0x298>
 8000a5c:	b156      	cbz	r6, 8000a74 <__udivmoddi4+0x208>
 8000a5e:	ebb0 0208 	subs.w	r2, r0, r8
 8000a62:	eb64 040e 	sbc.w	r4, r4, lr
 8000a66:	fa04 f707 	lsl.w	r7, r4, r7
 8000a6a:	40ca      	lsrs	r2, r1
 8000a6c:	40cc      	lsrs	r4, r1
 8000a6e:	4317      	orrs	r7, r2
 8000a70:	e9c6 7400 	strd	r7, r4, [r6]
 8000a74:	4618      	mov	r0, r3
 8000a76:	2100      	movs	r1, #0
 8000a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7c:	f1c3 0120 	rsb	r1, r3, #32
 8000a80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a84:	fa20 f201 	lsr.w	r2, r0, r1
 8000a88:	fa25 f101 	lsr.w	r1, r5, r1
 8000a8c:	409d      	lsls	r5, r3
 8000a8e:	432a      	orrs	r2, r5
 8000a90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a94:	fa1f fe8c 	uxth.w	lr, ip
 8000a98:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a9c:	fb07 1510 	mls	r5, r7, r0, r1
 8000aa0:	0c11      	lsrs	r1, r2, #16
 8000aa2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000aa6:	fb00 f50e 	mul.w	r5, r0, lr
 8000aaa:	428d      	cmp	r5, r1
 8000aac:	fa04 f403 	lsl.w	r4, r4, r3
 8000ab0:	d908      	bls.n	8000ac4 <__udivmoddi4+0x258>
 8000ab2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ab6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000aba:	d22f      	bcs.n	8000b1c <__udivmoddi4+0x2b0>
 8000abc:	428d      	cmp	r5, r1
 8000abe:	d92d      	bls.n	8000b1c <__udivmoddi4+0x2b0>
 8000ac0:	3802      	subs	r0, #2
 8000ac2:	4461      	add	r1, ip
 8000ac4:	1b49      	subs	r1, r1, r5
 8000ac6:	b292      	uxth	r2, r2
 8000ac8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000acc:	fb07 1115 	mls	r1, r7, r5, r1
 8000ad0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ad4:	fb05 f10e 	mul.w	r1, r5, lr
 8000ad8:	4291      	cmp	r1, r2
 8000ada:	d908      	bls.n	8000aee <__udivmoddi4+0x282>
 8000adc:	eb1c 0202 	adds.w	r2, ip, r2
 8000ae0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ae4:	d216      	bcs.n	8000b14 <__udivmoddi4+0x2a8>
 8000ae6:	4291      	cmp	r1, r2
 8000ae8:	d914      	bls.n	8000b14 <__udivmoddi4+0x2a8>
 8000aea:	3d02      	subs	r5, #2
 8000aec:	4462      	add	r2, ip
 8000aee:	1a52      	subs	r2, r2, r1
 8000af0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000af4:	e738      	b.n	8000968 <__udivmoddi4+0xfc>
 8000af6:	4631      	mov	r1, r6
 8000af8:	4630      	mov	r0, r6
 8000afa:	e708      	b.n	800090e <__udivmoddi4+0xa2>
 8000afc:	4639      	mov	r1, r7
 8000afe:	e6e6      	b.n	80008ce <__udivmoddi4+0x62>
 8000b00:	4610      	mov	r0, r2
 8000b02:	e6fb      	b.n	80008fc <__udivmoddi4+0x90>
 8000b04:	4548      	cmp	r0, r9
 8000b06:	d2a9      	bcs.n	8000a5c <__udivmoddi4+0x1f0>
 8000b08:	ebb9 0802 	subs.w	r8, r9, r2
 8000b0c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000b10:	3b01      	subs	r3, #1
 8000b12:	e7a3      	b.n	8000a5c <__udivmoddi4+0x1f0>
 8000b14:	4645      	mov	r5, r8
 8000b16:	e7ea      	b.n	8000aee <__udivmoddi4+0x282>
 8000b18:	462b      	mov	r3, r5
 8000b1a:	e794      	b.n	8000a46 <__udivmoddi4+0x1da>
 8000b1c:	4640      	mov	r0, r8
 8000b1e:	e7d1      	b.n	8000ac4 <__udivmoddi4+0x258>
 8000b20:	46d0      	mov	r8, sl
 8000b22:	e77b      	b.n	8000a1c <__udivmoddi4+0x1b0>
 8000b24:	3d02      	subs	r5, #2
 8000b26:	4462      	add	r2, ip
 8000b28:	e732      	b.n	8000990 <__udivmoddi4+0x124>
 8000b2a:	4608      	mov	r0, r1
 8000b2c:	e70a      	b.n	8000944 <__udivmoddi4+0xd8>
 8000b2e:	4464      	add	r4, ip
 8000b30:	3802      	subs	r0, #2
 8000b32:	e742      	b.n	80009ba <__udivmoddi4+0x14e>

08000b34 <__aeabi_idiv0>:
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3c:	f001 fa4a 	bl	8001fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b40:	f000 f854 	bl	8000bec <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b44:	f000 f8a3 	bl	8000c8e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b48:	f000 fa4a 	bl	8000fe0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b4c:	f000 fa2a 	bl	8000fa4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b50:	f000 f8c8 	bl	8000ce4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000b54:	f000 f9a2 	bl	8000e9c <MX_TIM1_Init>
  MX_ADC2_Init();
 8000b58:	f000 f942 	bl	8000de0 <MX_ADC2_Init>
  MX_UART4_Init();
 8000b5c:	f000 f9f2 	bl	8000f44 <MX_UART4_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b60:	f006 fe34 	bl	80077cc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartBinSema */
  uartBinSemaHandle = osSemaphoreNew(1, 1, &uartBinSema_attributes);
 8000b64:	4a15      	ldr	r2, [pc, #84]	; (8000bbc <main+0x84>)
 8000b66:	2101      	movs	r1, #1
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f006 ff0b 	bl	8007984 <osSemaphoreNew>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	4a13      	ldr	r2, [pc, #76]	; (8000bc0 <main+0x88>)
 8000b72:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of adchalfselectQueue */
  adchalfselectQueueHandle = osMessageQueueNew (1, sizeof(uint8_t), &adchalfselectQueue_attributes);
 8000b74:	4a13      	ldr	r2, [pc, #76]	; (8000bc4 <main+0x8c>)
 8000b76:	2101      	movs	r1, #1
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f006 ff8c 	bl	8007a96 <osMessageQueueNew>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	4a11      	ldr	r2, [pc, #68]	; (8000bc8 <main+0x90>)
 8000b82:	6013      	str	r3, [r2, #0]

  /* creation of rxuartqueue */
  rxuartqueueHandle = osMessageQueueNew (128, sizeof(uint8_t), &rxuartqueue_attributes);
 8000b84:	4a11      	ldr	r2, [pc, #68]	; (8000bcc <main+0x94>)
 8000b86:	2101      	movs	r1, #1
 8000b88:	2080      	movs	r0, #128	; 0x80
 8000b8a:	f006 ff84 	bl	8007a96 <osMessageQueueNew>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	4a0f      	ldr	r2, [pc, #60]	; (8000bd0 <main+0x98>)
 8000b92:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of uartTask */
  uartTaskHandle = osThreadNew(StartUartTask, NULL, &uartTask_attributes);
 8000b94:	4a0f      	ldr	r2, [pc, #60]	; (8000bd4 <main+0x9c>)
 8000b96:	2100      	movs	r1, #0
 8000b98:	480f      	ldr	r0, [pc, #60]	; (8000bd8 <main+0xa0>)
 8000b9a:	f006 fe61 	bl	8007860 <osThreadNew>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	4a0e      	ldr	r2, [pc, #56]	; (8000bdc <main+0xa4>)
 8000ba2:	6013      	str	r3, [r2, #0]

  /* creation of adcTask */
  adcTaskHandle = osThreadNew(StartAdcTask, NULL, &adcTask_attributes);
 8000ba4:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <main+0xa8>)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480e      	ldr	r0, [pc, #56]	; (8000be4 <main+0xac>)
 8000baa:	f006 fe59 	bl	8007860 <osThreadNew>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <main+0xb0>)
 8000bb2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bb4:	f006 fe2e 	bl	8007814 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bb8:	e7fe      	b.n	8000bb8 <main+0x80>
 8000bba:	bf00      	nop
 8000bbc:	0800ae68 	.word	0x0800ae68
 8000bc0:	20000270 	.word	0x20000270
 8000bc4:	0800ae38 	.word	0x0800ae38
 8000bc8:	20000268 	.word	0x20000268
 8000bcc:	0800ae50 	.word	0x0800ae50
 8000bd0:	2000026c 	.word	0x2000026c
 8000bd4:	0800adf0 	.word	0x0800adf0
 8000bd8:	0800169d 	.word	0x0800169d
 8000bdc:	20000260 	.word	0x20000260
 8000be0:	0800ae14 	.word	0x0800ae14
 8000be4:	08001751 	.word	0x08001751
 8000be8:	20000264 	.word	0x20000264

08000bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b096      	sub	sp, #88	; 0x58
 8000bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	2244      	movs	r2, #68	; 0x44
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f009 ffae 	bl	800ab5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c00:	463b      	mov	r3, r7
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
 8000c0c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c0e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c12:	f003 f8d5 	bl	8003dc0 <HAL_PWREx_ControlVoltageScaling>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c1c:	f000 ff8e 	bl	8001b3c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c20:	2302      	movs	r3, #2
 8000c22:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c28:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c2a:	2310      	movs	r3, #16
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c32:	2302      	movs	r3, #2
 8000c34:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c36:	2301      	movs	r3, #1
 8000c38:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c3a:	230a      	movs	r3, #10
 8000c3c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c3e:	2307      	movs	r3, #7
 8000c40:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c42:	2302      	movs	r3, #2
 8000c44:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f003 f90c 	bl	8003e6c <HAL_RCC_OscConfig>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c5a:	f000 ff6f 	bl	8001b3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c5e:	230f      	movs	r3, #15
 8000c60:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c62:	2303      	movs	r3, #3
 8000c64:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c72:	463b      	mov	r3, r7
 8000c74:	2104      	movs	r1, #4
 8000c76:	4618      	mov	r0, r3
 8000c78:	f003 fcd4 	bl	8004624 <HAL_RCC_ClockConfig>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c82:	f000 ff5b 	bl	8001b3c <Error_Handler>
  }
}
 8000c86:	bf00      	nop
 8000c88:	3758      	adds	r7, #88	; 0x58
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b0a2      	sub	sp, #136	; 0x88
 8000c92:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c94:	463b      	mov	r3, r7
 8000c96:	2288      	movs	r2, #136	; 0x88
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f009 ff5e 	bl	800ab5c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ca0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ca4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ca6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000caa:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000cac:	2302      	movs	r3, #2
 8000cae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000cb4:	2308      	movs	r3, #8
 8000cb6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cb8:	2307      	movs	r3, #7
 8000cba:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000cc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cc8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cca:	463b      	mov	r3, r7
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f003 feff 	bl	8004ad0 <HAL_RCCEx_PeriphCLKConfig>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8000cd8:	f000 ff30 	bl	8001b3c <Error_Handler>
  }
}
 8000cdc:	bf00      	nop
 8000cde:	3788      	adds	r7, #136	; 0x88
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	; 0x28
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cea:	f107 031c 	add.w	r3, r7, #28
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
 8000d04:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d06:	4b33      	ldr	r3, [pc, #204]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d08:	4a33      	ldr	r2, [pc, #204]	; (8000dd8 <MX_ADC1_Init+0xf4>)
 8000d0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d0c:	4b31      	ldr	r3, [pc, #196]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d12:	4b30      	ldr	r3, [pc, #192]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d18:	4b2e      	ldr	r3, [pc, #184]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d1e:	4b2d      	ldr	r3, [pc, #180]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d24:	4b2b      	ldr	r3, [pc, #172]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d26:	2204      	movs	r2, #4
 8000d28:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d30:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d36:	4b27      	ldr	r3, [pc, #156]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3c:	4b25      	ldr	r3, [pc, #148]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000d44:	4b23      	ldr	r3, [pc, #140]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d46:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8000d4a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d4c:	4b21      	ldr	r3, [pc, #132]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d54:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d62:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d6a:	481a      	ldr	r0, [pc, #104]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d6c:	f001 fb26 	bl	80023bc <HAL_ADC_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000d76:	f000 fee1 	bl	8001b3c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000d7a:	2306      	movs	r3, #6
 8000d7c:	61fb      	str	r3, [r7, #28]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 8000d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d82:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d88:	f107 031c 	add.w	r3, r7, #28
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4811      	ldr	r0, [pc, #68]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000d90:	f002 fa56 	bl	8003240 <HAL_ADCEx_MultiModeConfigChannel>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000d9a:	f000 fecf 	bl	8001b3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <MX_ADC1_Init+0xf8>)
 8000da0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000da2:	2306      	movs	r3, #6
 8000da4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000da6:	2305      	movs	r3, #5
 8000da8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000daa:	237f      	movs	r3, #127	; 0x7f
 8000dac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dae:	2304      	movs	r3, #4
 8000db0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	4619      	mov	r1, r3
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <MX_ADC1_Init+0xf0>)
 8000dbc:	f001 fc58 	bl	8002670 <HAL_ADC_ConfigChannel>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000dc6:	f000 feb9 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	; 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000007c 	.word	0x2000007c
 8000dd8:	50040000 	.word	0x50040000
 8000ddc:	04300002 	.word	0x04300002

08000de0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000de6:	463b      	mov	r3, r7
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
 8000df4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000df6:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000df8:	4a26      	ldr	r2, [pc, #152]	; (8000e94 <MX_ADC2_Init+0xb4>)
 8000dfa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000dfc:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e02:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e08:	4b21      	ldr	r3, [pc, #132]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e0e:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e14:	4b1e      	ldr	r3, [pc, #120]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e16:	2204      	movs	r2, #4
 8000e18:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e1a:	4b1d      	ldr	r3, [pc, #116]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000e20:	4b1b      	ldr	r3, [pc, #108]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000e26:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e2c:	4b18      	ldr	r3, [pc, #96]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000e42:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e4a:	4811      	ldr	r0, [pc, #68]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e4c:	f001 fab6 	bl	80023bc <HAL_ADC_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_ADC2_Init+0x7a>
  {
    Error_Handler();
 8000e56:	f000 fe71 	bl	8001b3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	; (8000e98 <MX_ADC2_Init+0xb8>)
 8000e5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e5e:	2306      	movs	r3, #6
 8000e60:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e66:	237f      	movs	r3, #127	; 0x7f
 8000e68:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e6a:	2304      	movs	r3, #4
 8000e6c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e72:	463b      	mov	r3, r7
 8000e74:	4619      	mov	r1, r3
 8000e76:	4806      	ldr	r0, [pc, #24]	; (8000e90 <MX_ADC2_Init+0xb0>)
 8000e78:	f001 fbfa 	bl	8002670 <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 8000e82:	f000 fe5b 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e86:	bf00      	nop
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200000e0 	.word	0x200000e0
 8000e94:	50040100 	.word	0x50040100
 8000e98:	43210000 	.word	0x43210000

08000e9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ebc:	4a20      	ldr	r2, [pc, #128]	; (8000f40 <MX_TIM1_Init+0xa4>)
 8000ebe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ec0:	4b1e      	ldr	r3, [pc, #120]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10416;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ece:	f642 02b0 	movw	r2, #10416	; 0x28b0
 8000ed2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed4:	4b19      	ldr	r3, [pc, #100]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000eda:	4b18      	ldr	r3, [pc, #96]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ee6:	4815      	ldr	r0, [pc, #84]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000ee8:	f004 faae 	bl	8005448 <HAL_TIM_Base_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000ef2:	f000 fe23 	bl	8001b3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000efa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	4619      	mov	r1, r3
 8000f02:	480e      	ldr	r0, [pc, #56]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000f04:	f004 fcd7 	bl	80058b6 <HAL_TIM_ConfigClockSource>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000f0e:	f000 fe15 	bl	8001b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f12:	2320      	movs	r3, #32
 8000f14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	4806      	ldr	r0, [pc, #24]	; (8000f3c <MX_TIM1_Init+0xa0>)
 8000f24:	f004 fef8 	bl	8005d18 <HAL_TIMEx_MasterConfigSynchronization>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000f2e:	f000 fe05 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	3720      	adds	r7, #32
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000018c 	.word	0x2000018c
 8000f40:	40012c00 	.word	0x40012c00

08000f44 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f4a:	4a15      	ldr	r2, [pc, #84]	; (8000fa0 <MX_UART4_Init+0x5c>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f54:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f7a:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f80:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_UART4_Init+0x58>)
 8000f88:	f004 ff6c 	bl	8005e64 <HAL_UART_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000f92:	f000 fdd3 	bl	8001b3c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200001d8 	.word	0x200001d8
 8000fa0:	40004c00 	.word	0x40004c00

08000fa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <MX_DMA_Init+0x38>)
 8000fac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fae:	4a0b      	ldr	r2, [pc, #44]	; (8000fdc <MX_DMA_Init+0x38>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6493      	str	r3, [r2, #72]	; 0x48
 8000fb6:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <MX_DMA_Init+0x38>)
 8000fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2105      	movs	r1, #5
 8000fc6:	200b      	movs	r0, #11
 8000fc8:	f002 faa2 	bl	8003510 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fcc:	200b      	movs	r0, #11
 8000fce:	f002 fabb 	bl	8003548 <HAL_NVIC_EnableIRQ>

}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe6:	4b15      	ldr	r3, [pc, #84]	; (800103c <MX_GPIO_Init+0x5c>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	4a14      	ldr	r2, [pc, #80]	; (800103c <MX_GPIO_Init+0x5c>)
 8000fec:	f043 0304 	orr.w	r3, r3, #4
 8000ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff2:	4b12      	ldr	r3, [pc, #72]	; (800103c <MX_GPIO_Init+0x5c>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff6:	f003 0304 	and.w	r3, r3, #4
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <MX_GPIO_Init+0x5c>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001002:	4a0e      	ldr	r2, [pc, #56]	; (800103c <MX_GPIO_Init+0x5c>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100a:	4b0c      	ldr	r3, [pc, #48]	; (800103c <MX_GPIO_Init+0x5c>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001016:	4b09      	ldr	r3, [pc, #36]	; (800103c <MX_GPIO_Init+0x5c>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	4a08      	ldr	r2, [pc, #32]	; (800103c <MX_GPIO_Init+0x5c>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <MX_GPIO_Init+0x5c>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800102e:	bf00      	nop
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000

08001040 <ResetSerial>:
* Rotina responsável por reinicializar o protocolo serial para aguardar um novo pacote.
*
* @author Vinicius Ludwig
*/
void ResetSerial()
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
  // Inicialmente estamos aguardando a recepção dos dados do dispositivo remoto.
  m_udtUartmachineStates = UMS_RECEIVING;
 8001046:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <ResetSerial+0x60>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]

  // Inicialmente estamos aguardando o STX
  m_udtUartPackageParts = UPP_STX;
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <ResetSerial+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]

  // Cria os ponteiros para os pacotes
  unsigned char* pucReceptionpackage = &m_udtReceptionPackage.uc_Stx;
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <ResetSerial+0x68>)
 8001054:	60fb      	str	r3, [r7, #12]
  unsigned char* pucTranmitionpackage = &m_udtTransmitionPackage.uc_Stx;
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <ResetSerial+0x6c>)
 8001058:	60bb      	str	r3, [r7, #8]

  unsigned char ucPosition = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	71fb      	strb	r3, [r7, #7]

  // Prepara a varredura
  while(ucPosition <  sizeof(UART_PACKAGE_PROTOCOL))
 800105e:	e00e      	b.n	800107e <ResetSerial+0x3e>
  {
      *pucReceptionpackage = 0x00;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
      *pucTranmitionpackage = 0x00;
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
      pucReceptionpackage++;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	3301      	adds	r3, #1
 8001070:	60fb      	str	r3, [r7, #12]
      pucTranmitionpackage++;
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	3301      	adds	r3, #1
 8001076:	60bb      	str	r3, [r7, #8]

     ucPosition++;
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	3301      	adds	r3, #1
 800107c:	71fb      	strb	r3, [r7, #7]
  while(ucPosition <  sizeof(UART_PACKAGE_PROTOCOL))
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	daec      	bge.n	8001060 <ResetSerial+0x20>
  }

  // Inicializa a posição a ser processada como 0.
  m_ucCorrentDataPos = 0x00;
 8001086:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <ResetSerial+0x70>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]

  // Inicializa o Checksum calculado com 0
  m_ucCalculatedChecksum = 0;
 800108c:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <ResetSerial+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]

}
 8001092:	bf00      	nop
 8001094:	3714      	adds	r7, #20
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000a94 	.word	0x20000a94
 80010a4:	20000a95 	.word	0x20000a95
 80010a8:	20000a98 	.word	0x20000a98
 80010ac:	20000b18 	.word	0x20000b18
 80010b0:	20000b98 	.word	0x20000b98
 80010b4:	20000b9a 	.word	0x20000b9a

080010b8 <UartMainProcess>:
* Chamado do processamento da serial no loop principal.
*
* @author Vinicius Ludwig
*/
void UartMainProcess(unsigned char ucData)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
  switch (m_udtUartmachineStates)
 80010c2:	4ba8      	ldr	r3, [pc, #672]	; (8001364 <UartMainProcess+0x2ac>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b03      	cmp	r3, #3
 80010c8:	f200 81ce 	bhi.w	8001468 <UartMainProcess+0x3b0>
 80010cc:	a201      	add	r2, pc, #4	; (adr r2, 80010d4 <UartMainProcess+0x1c>)
 80010ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d2:	bf00      	nop
 80010d4:	080010e5 	.word	0x080010e5
 80010d8:	0800122f 	.word	0x0800122f
 80010dc:	08001303 	.word	0x08001303
 80010e0:	0800145d 	.word	0x0800145d
      /////////////////////////////////////////////////
      // Processamento dos caracteres especiais
      /////////////////////////////////////////////////

      // Verifica se é um inicializador de pacotes
      if( ucData == STX )
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d108      	bne.n	80010fc <UartMainProcess+0x44>
      {
          // Inicializador de pacotes.
          //////////////////////////////

          // Reseta a serial;
          ResetSerial();
 80010ea:	f7ff ffa9 	bl	8001040 <ResetSerial>

          // Guarda o dado recebido
          m_udtReceptionPackage.uc_Stx = STX;
 80010ee:	4b9e      	ldr	r3, [pc, #632]	; (8001368 <UartMainProcess+0x2b0>)
 80010f0:	2202      	movs	r2, #2
 80010f2:	701a      	strb	r2, [r3, #0]

          // Vai para o próximo estado
          m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DEVICE_ADDRESS;
 80010f4:	4b9d      	ldr	r3, [pc, #628]	; (800136c <UartMainProcess+0x2b4>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]

          // Cai fora.
          break;
 80010fa:	e1b5      	b.n	8001468 <UartMainProcess+0x3b0>
      }

      // Verifica se é um terminador de pacotes
      if( ucData == ETX )
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d111      	bne.n	8001126 <UartMainProcess+0x6e>
      {
        // Terminador de pacotes.
        //////////////////////////////

        // Verifica se está na hora de receber esse dado.
        if( m_udtUartPackageParts != (UART_PACKAGE_PARTS)UPP_ETX )
 8001102:	4b9a      	ldr	r3, [pc, #616]	; (800136c <UartMainProcess+0x2b4>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b06      	cmp	r3, #6
 8001108:	d002      	beq.n	8001110 <UartMainProcess+0x58>
        {
          // Dado incorreto.
          //////////////////

          // Reseta a serial;
          ResetSerial();
 800110a:	f7ff ff99 	bl	8001040 <ResetSerial>

          // Cai fora.
          break;
 800110e:	e1ab      	b.n	8001468 <UartMainProcess+0x3b0>
        }

        m_udtReceptionPackage.uc_Etx = ETX;
 8001110:	4b95      	ldr	r3, [pc, #596]	; (8001368 <UartMainProcess+0x2b0>)
 8001112:	2203      	movs	r2, #3
 8001114:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f

        // Vai para o próximo estado
        m_udtUartmachineStates = UMS_PROCESSING_RESPONSE_PACKAGE;
 8001118:	4b92      	ldr	r3, [pc, #584]	; (8001364 <UartMainProcess+0x2ac>)
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]
        m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_STX;
 800111e:	4b93      	ldr	r3, [pc, #588]	; (800136c <UartMainProcess+0x2b4>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]

        // Cai fora
        break;
 8001124:	e1a0      	b.n	8001468 <UartMainProcess+0x3b0>
      }

      // Verifica se é um scape char e se esse deve ser tratado
      if(ucData == ESC)
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2b10      	cmp	r3, #16
 800112a:	d103      	bne.n	8001134 <UartMainProcess+0x7c>
      {
        m_blnProcessingScapeChar = 1;
 800112c:	4b90      	ldr	r3, [pc, #576]	; (8001370 <UartMainProcess+0x2b8>)
 800112e:	2201      	movs	r2, #1
 8001130:	701a      	strb	r2, [r3, #0]

        break;
 8001132:	e199      	b.n	8001468 <UartMainProcess+0x3b0>
      }

      // Verifica se está no dado pós scape char
      if(m_blnProcessingScapeChar == 1)
 8001134:	4b8e      	ldr	r3, [pc, #568]	; (8001370 <UartMainProcess+0x2b8>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d106      	bne.n	800114a <UartMainProcess+0x92>
      {
        // Dado pós scape char
        ///////////////////////

        // Processa o dado
        ucData = ucData & ~ESC_INC;
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f023 0320 	bic.w	r3, r3, #32
 8001142:	71fb      	strb	r3, [r7, #7]

        // Indica que já tratou
        m_blnProcessingScapeChar = 0;
 8001144:	4b8a      	ldr	r3, [pc, #552]	; (8001370 <UartMainProcess+0x2b8>)
 8001146:	2200      	movs	r2, #0
 8001148:	701a      	strb	r2, [r3, #0]
      }

      switch (m_udtUartPackageParts)
 800114a:	4b88      	ldr	r3, [pc, #544]	; (800136c <UartMainProcess+0x2b4>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	3b01      	subs	r3, #1
 8001150:	2b04      	cmp	r3, #4
 8001152:	f200 8186 	bhi.w	8001462 <UartMainProcess+0x3aa>
 8001156:	a201      	add	r2, pc, #4	; (adr r2, 800115c <UartMainProcess+0xa4>)
 8001158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115c:	08001171 	.word	0x08001171
 8001160:	08001185 	.word	0x08001185
 8001164:	08001193 	.word	0x08001193
 8001168:	080011bd 	.word	0x080011bd
 800116c:	080011eb 	.word	0x080011eb
      {
        case UPP_DEVICE_ADDRESS:
        {
          // Verifica se o dado recebido é o correto.
          if( ucData == DEVICE_ADDR )
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d157      	bne.n	8001226 <UartMainProcess+0x16e>
          {
              // Dado correto.
              //////////////////

              // Guarda o dado recebido
              m_udtReceptionPackage.uc_DeviceAddress = ucData;
 8001176:	4a7c      	ldr	r2, [pc, #496]	; (8001368 <UartMainProcess+0x2b0>)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	7053      	strb	r3, [r2, #1]

              // Vai para o próximo estado
              m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_OPCODE;
 800117c:	4b7b      	ldr	r3, [pc, #492]	; (800136c <UartMainProcess+0x2b4>)
 800117e:	2202      	movs	r2, #2
 8001180:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 8001182:	e050      	b.n	8001226 <UartMainProcess+0x16e>
        case UPP_OPCODE:
        {
          // Guarda o dado recebido
          m_udtReceptionPackage.uc_OpCode = ucData;
 8001184:	4a78      	ldr	r2, [pc, #480]	; (8001368 <UartMainProcess+0x2b0>)
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	7093      	strb	r3, [r2, #2]

          // Vai para o próximo estado
          m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DATA_LEN;
 800118a:	4b78      	ldr	r3, [pc, #480]	; (800136c <UartMainProcess+0x2b4>)
 800118c:	2203      	movs	r2, #3
 800118e:	701a      	strb	r2, [r3, #0]

        }
        break;
 8001190:	e04c      	b.n	800122c <UartMainProcess+0x174>
        case UPP_DATA_LEN:
        {
          // Verifica se o dado recebido é o correto.
          if( ucData >= MAX_DATA_LEN )
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2b79      	cmp	r3, #121	; 0x79
 8001196:	d902      	bls.n	800119e <UartMainProcess+0xe6>
          {
              // OpCode inválido.
              //////////////////

              // Reseta a serial;
              ResetSerial();
 8001198:	f7ff ff52 	bl	8001040 <ResetSerial>

              // Cai fora.
              break;
 800119c:	e046      	b.n	800122c <UartMainProcess+0x174>
          }

          // Guarda o dado recebido
          m_udtReceptionPackage.uc_Datalen = ucData;
 800119e:	4a72      	ldr	r2, [pc, #456]	; (8001368 <UartMainProcess+0x2b0>)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	70d3      	strb	r3, [r2, #3]

          // Verifica se existirão dados
          if (m_udtReceptionPackage.uc_Datalen > 0)
 80011a4:	4b70      	ldr	r3, [pc, #448]	; (8001368 <UartMainProcess+0x2b0>)
 80011a6:	78db      	ldrb	r3, [r3, #3]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <UartMainProcess+0xfc>
          {
              // Existirão dados.
              // /////////////////

              // Vai para o próximo estado
              m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DATA;
 80011ac:	4b6f      	ldr	r3, [pc, #444]	; (800136c <UartMainProcess+0x2b4>)
 80011ae:	2204      	movs	r2, #4
 80011b0:	701a      	strb	r2, [r3, #0]
              m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
          }


        }
        break;
 80011b2:	e03b      	b.n	800122c <UartMainProcess+0x174>
              m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
 80011b4:	4b6d      	ldr	r3, [pc, #436]	; (800136c <UartMainProcess+0x2b4>)
 80011b6:	2205      	movs	r2, #5
 80011b8:	701a      	strb	r2, [r3, #0]
        break;
 80011ba:	e037      	b.n	800122c <UartMainProcess+0x174>
        case UPP_DATA:
        {
          // Guarda o dado recebido
          m_udtReceptionPackage.uc_Data[m_ucCorrentDataPos] = ucData;
 80011bc:	4b6d      	ldr	r3, [pc, #436]	; (8001374 <UartMainProcess+0x2bc>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b69      	ldr	r3, [pc, #420]	; (8001368 <UartMainProcess+0x2b0>)
 80011c4:	4413      	add	r3, r2
 80011c6:	79fa      	ldrb	r2, [r7, #7]
 80011c8:	711a      	strb	r2, [r3, #4]

          // Incrementa a posição
          m_ucCorrentDataPos++;
 80011ca:	4b6a      	ldr	r3, [pc, #424]	; (8001374 <UartMainProcess+0x2bc>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	3301      	adds	r3, #1
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b68      	ldr	r3, [pc, #416]	; (8001374 <UartMainProcess+0x2bc>)
 80011d4:	701a      	strb	r2, [r3, #0]

          // Verifica se atingiu o número de dados
          if(m_ucCorrentDataPos >= m_udtReceptionPackage.uc_Datalen)
 80011d6:	4b64      	ldr	r3, [pc, #400]	; (8001368 <UartMainProcess+0x2b0>)
 80011d8:	78da      	ldrb	r2, [r3, #3]
 80011da:	4b66      	ldr	r3, [pc, #408]	; (8001374 <UartMainProcess+0x2bc>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	429a      	cmp	r2, r3
 80011e0:	d823      	bhi.n	800122a <UartMainProcess+0x172>
          {
            // Chegou ao fim dos dados
            /////////////////////////////

            // Vai para o próximo estado
            m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
 80011e2:	4b62      	ldr	r3, [pc, #392]	; (800136c <UartMainProcess+0x2b4>)
 80011e4:	2205      	movs	r2, #5
 80011e6:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 80011e8:	e01f      	b.n	800122a <UartMainProcess+0x172>
        case UPP_CHECKSUM:
        {
          // Guarda o dado recebido
          m_udtReceptionPackage.uc_Checksum = ucData;
 80011ea:	4a5f      	ldr	r2, [pc, #380]	; (8001368 <UartMainProcess+0x2b0>)
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	f882 307e 	strb.w	r3, [r2, #126]	; 0x7e

          // Calcula o checksum do pacote
          m_ucCalculatedChecksum = CalculateChecksum(&m_udtReceptionPackage.uc_Stx, (1 + 1 + 1 + 1 + m_udtReceptionPackage.uc_Datalen +1));
 80011f2:	4b5d      	ldr	r3, [pc, #372]	; (8001368 <UartMainProcess+0x2b0>)
 80011f4:	78db      	ldrb	r3, [r3, #3]
 80011f6:	3305      	adds	r3, #5
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	4619      	mov	r1, r3
 80011fc:	485a      	ldr	r0, [pc, #360]	; (8001368 <UartMainProcess+0x2b0>)
 80011fe:	f000 f981 	bl	8001504 <CalculateChecksum>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	4b5c      	ldr	r3, [pc, #368]	; (8001378 <UartMainProcess+0x2c0>)
 8001208:	701a      	strb	r2, [r3, #0]

          // Verifica se o checksum bateu
          if(m_udtReceptionPackage.uc_Checksum != m_ucCalculatedChecksum)
 800120a:	4b57      	ldr	r3, [pc, #348]	; (8001368 <UartMainProcess+0x2b0>)
 800120c:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8001210:	4b59      	ldr	r3, [pc, #356]	; (8001378 <UartMainProcess+0x2c0>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	429a      	cmp	r2, r3
 8001216:	d002      	beq.n	800121e <UartMainProcess+0x166>
          {
            // Não bateu
            /////////////

            // Reseta a serial;
            ResetSerial();
 8001218:	f7ff ff12 	bl	8001040 <ResetSerial>

            // Cai fora
            break;
 800121c:	e006      	b.n	800122c <UartMainProcess+0x174>
          }

          // Vai para o próximo estado
          m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_ETX;
 800121e:	4b53      	ldr	r3, [pc, #332]	; (800136c <UartMainProcess+0x2b4>)
 8001220:	2206      	movs	r2, #6
 8001222:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001224:	e002      	b.n	800122c <UartMainProcess+0x174>
        break;
 8001226:	bf00      	nop
 8001228:	e11b      	b.n	8001462 <UartMainProcess+0x3aa>
        break;
 800122a:	bf00      	nop
      }
    }
    break;
 800122c:	e119      	b.n	8001462 <UartMainProcess+0x3aa>
    case UMS_PROCESSING_RESPONSE_PACKAGE:
    {
      // Prepara os dados fixos do pacote
      m_udtTransmitionPackage.uc_Stx = STX;
 800122e:	4b53      	ldr	r3, [pc, #332]	; (800137c <UartMainProcess+0x2c4>)
 8001230:	2202      	movs	r2, #2
 8001232:	701a      	strb	r2, [r3, #0]
      m_udtTransmitionPackage.uc_Etx = ETX;
 8001234:	4b51      	ldr	r3, [pc, #324]	; (800137c <UartMainProcess+0x2c4>)
 8001236:	2203      	movs	r2, #3
 8001238:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
      m_udtTransmitionPackage.uc_DeviceAddress = 0x01;
 800123c:	4b4f      	ldr	r3, [pc, #316]	; (800137c <UartMainProcess+0x2c4>)
 800123e:	2201      	movs	r2, #1
 8001240:	705a      	strb	r2, [r3, #1]
      m_udtTransmitionPackage.uc_OpCode = RESPONSE_OPCODE_MASK | m_udtReceptionPackage.uc_OpCode;
 8001242:	4b49      	ldr	r3, [pc, #292]	; (8001368 <UartMainProcess+0x2b0>)
 8001244:	789b      	ldrb	r3, [r3, #2]
 8001246:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b4b      	ldr	r3, [pc, #300]	; (800137c <UartMainProcess+0x2c4>)
 800124e:	709a      	strb	r2, [r3, #2]


      switch( m_udtReceptionPackage.uc_OpCode )
 8001250:	4b45      	ldr	r3, [pc, #276]	; (8001368 <UartMainProcess+0x2b0>)
 8001252:	789b      	ldrb	r3, [r3, #2]
 8001254:	2b20      	cmp	r3, #32
 8001256:	d01a      	beq.n	800128e <UartMainProcess+0x1d6>
 8001258:	2b20      	cmp	r3, #32
 800125a:	dc35      	bgt.n	80012c8 <UartMainProcess+0x210>
 800125c:	2b10      	cmp	r3, #16
 800125e:	d002      	beq.n	8001266 <UartMainProcess+0x1ae>
 8001260:	2b11      	cmp	r3, #17
 8001262:	d004      	beq.n	800126e <UartMainProcess+0x1b6>
 8001264:	e030      	b.n	80012c8 <UartMainProcess+0x210>
      {
         case UO_KEEPALIVE:
         {
            // Prepara o pacote de resposta
            m_udtTransmitionPackage.uc_Datalen = 0x00;
 8001266:	4b45      	ldr	r3, [pc, #276]	; (800137c <UartMainProcess+0x2c4>)
 8001268:	2200      	movs	r2, #0
 800126a:	70da      	strb	r2, [r3, #3]

         }
         break;
 800126c:	e035      	b.n	80012da <UartMainProcess+0x222>
         case UO_GETSOMETHING:
                 {

                     // Prepara o pacote de resposta
                     m_udtTransmitionPackage.uc_Datalen = 0x04;
 800126e:	4b43      	ldr	r3, [pc, #268]	; (800137c <UartMainProcess+0x2c4>)
 8001270:	2204      	movs	r2, #4
 8001272:	70da      	strb	r2, [r3, #3]


                     m_udtTransmitionPackage.uc_Data[0] = (uint8_t)(0x00);
 8001274:	4b41      	ldr	r3, [pc, #260]	; (800137c <UartMainProcess+0x2c4>)
 8001276:	2200      	movs	r2, #0
 8001278:	711a      	strb	r2, [r3, #4]
                     m_udtTransmitionPackage.uc_Data[1] = (uint8_t)(0x00);
 800127a:	4b40      	ldr	r3, [pc, #256]	; (800137c <UartMainProcess+0x2c4>)
 800127c:	2200      	movs	r2, #0
 800127e:	715a      	strb	r2, [r3, #5]
                     m_udtTransmitionPackage.uc_Data[2] = (uint8_t)(0x00);
 8001280:	4b3e      	ldr	r3, [pc, #248]	; (800137c <UartMainProcess+0x2c4>)
 8001282:	2200      	movs	r2, #0
 8001284:	719a      	strb	r2, [r3, #6]
                     m_udtTransmitionPackage.uc_Data[3] = (uint8_t)(0x00);
 8001286:	4b3d      	ldr	r3, [pc, #244]	; (800137c <UartMainProcess+0x2c4>)
 8001288:	2200      	movs	r2, #0
 800128a:	71da      	strb	r2, [r3, #7]

                 }
                 break;
 800128c:	e025      	b.n	80012da <UartMainProcess+0x222>
         case UO_SETCONFIG:
         		 {
         			 ERRORS_LIST udtError = EL_NO_ERROR;
 800128e:	2300      	movs	r3, #0
 8001290:	73fb      	strb	r3, [r7, #15]
         			 uint8_t blnStatus = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	73bb      	strb	r3, [r7, #14]

         			 // Verifica se o tamanho do pacote condiz com o esperado
         			 if (m_udtReceptionPackage.uc_Datalen == 4)
 8001296:	4b34      	ldr	r3, [pc, #208]	; (8001368 <UartMainProcess+0x2b0>)
 8001298:	78db      	ldrb	r3, [r3, #3]
 800129a:	2b04      	cmp	r3, #4
 800129c:	d005      	beq.n	80012aa <UartMainProcess+0x1f2>
         				 // Era a opcao 1
         				 //////////////////////////////////


         			 }
         			 else if (m_udtReceptionPackage.uc_Datalen == 0)
 800129e:	4b32      	ldr	r3, [pc, #200]	; (8001368 <UartMainProcess+0x2b0>)
 80012a0:	78db      	ldrb	r3, [r3, #3]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <UartMainProcess+0x1f2>
         			 {
         				 //Erro, dados inválidos
         				 /////////////////////////

         				 // Indica o erro
         				 udtError = EL_INVALID_DATA;
 80012a6:	2302      	movs	r3, #2
 80012a8:	73fb      	strb	r3, [r7, #15]
         			 }

         			 //Verifica se já veio com erro
         			 if (udtError == EL_NO_ERROR)
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d104      	bne.n	80012ba <UartMainProcess+0x202>
         			 {
         				 // Chegou sem erros
         				 ////////////////////

         				 // Verifica se deu algum erro de escrita
         				 if (blnStatus == 0)
 80012b0:	7bbb      	ldrb	r3, [r7, #14]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <UartMainProcess+0x202>
         				 {
         					 // Deu erro de escrita
         					 /////////////////////////

         					 // Guarda o erro.
         					 udtError = EL_MEMORY_WRITE_ERROR;
 80012b6:	2303      	movs	r3, #3
 80012b8:	73fb      	strb	r3, [r7, #15]
         				 }
         			 }


         			// Prepara os dados que serão enviados (resposta de valdiação)
         			m_udtTransmitionPackage.uc_Datalen = 0x01;	//tamanho do pacote de resposta
 80012ba:	4b30      	ldr	r3, [pc, #192]	; (800137c <UartMainProcess+0x2c4>)
 80012bc:	2201      	movs	r2, #1
 80012be:	70da      	strb	r2, [r3, #3]
         			m_udtTransmitionPackage.uc_Data[0] = (uint8_t)udtError & 0xFF;
 80012c0:	4a2e      	ldr	r2, [pc, #184]	; (800137c <UartMainProcess+0x2c4>)
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	7113      	strb	r3, [r2, #4]

         		 }
         		 break;
 80012c6:	e008      	b.n	80012da <UartMainProcess+0x222>
			 // Retorna um erro
			 ///////////////////

			 // Força o OPCODE de erro

			 m_udtTransmitionPackage.uc_OpCode = RESPONSE_OPCODE_MASK | UO_SETCONFIG;
 80012c8:	4b2c      	ldr	r3, [pc, #176]	; (800137c <UartMainProcess+0x2c4>)
 80012ca:	22a0      	movs	r2, #160	; 0xa0
 80012cc:	709a      	strb	r2, [r3, #2]
			m_udtTransmitionPackage.uc_Datalen = 0x01;
 80012ce:	4b2b      	ldr	r3, [pc, #172]	; (800137c <UartMainProcess+0x2c4>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	70da      	strb	r2, [r3, #3]
			m_udtTransmitionPackage.uc_Data[0] = EL_INVALID_OPCODE;
 80012d4:	4b29      	ldr	r3, [pc, #164]	; (800137c <UartMainProcess+0x2c4>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	711a      	strb	r2, [r3, #4]
		 }
      }

      // Calcula o Checksum do pacote a ser enviado
      m_udtTransmitionPackage.uc_Checksum = CalculateChecksum(&m_udtTransmitionPackage.uc_Stx, (1 + 1 + 1 + 1 + m_udtTransmitionPackage.uc_Datalen + 1));
 80012da:	4b28      	ldr	r3, [pc, #160]	; (800137c <UartMainProcess+0x2c4>)
 80012dc:	78db      	ldrb	r3, [r3, #3]
 80012de:	3305      	adds	r3, #5
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4619      	mov	r1, r3
 80012e4:	4825      	ldr	r0, [pc, #148]	; (800137c <UartMainProcess+0x2c4>)
 80012e6:	f000 f90d 	bl	8001504 <CalculateChecksum>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b23      	ldr	r3, [pc, #140]	; (800137c <UartMainProcess+0x2c4>)
 80012f0:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

      // Vai para o próximo estado
      m_udtUartmachineStates = UMS_SENDING_RESPONSE;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <UartMainProcess+0x2ac>)
 80012f6:	2202      	movs	r2, #2
 80012f8:	701a      	strb	r2, [r3, #0]
      m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_STX;
 80012fa:	4b1c      	ldr	r3, [pc, #112]	; (800136c <UartMainProcess+0x2b4>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
    }
    break;
 8001300:	e0b2      	b.n	8001468 <UartMainProcess+0x3b0>
//
//        // Cai fora.
//        break;
//      }

      switch (m_udtUartPackageParts)
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <UartMainProcess+0x2b4>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b06      	cmp	r3, #6
 8001308:	f200 80ad 	bhi.w	8001466 <UartMainProcess+0x3ae>
 800130c:	a201      	add	r2, pc, #4	; (adr r2, 8001314 <UartMainProcess+0x25c>)
 800130e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001312:	bf00      	nop
 8001314:	08001331 	.word	0x08001331
 8001318:	0800134b 	.word	0x0800134b
 800131c:	08001381 	.word	0x08001381
 8001320:	0800139b 	.word	0x0800139b
 8001324:	080013cb 	.word	0x080013cb
 8001328:	08001405 	.word	0x08001405
 800132c:	08001421 	.word	0x08001421
      {
        case UPP_STX:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_Stx, 1) == 1)
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <UartMainProcess+0x2c4>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2101      	movs	r1, #1
 8001336:	4618      	mov	r0, r3
 8001338:	f000 f8a2 	bl	8001480 <SendData>
 800133c:	4603      	mov	r3, r0
 800133e:	2b01      	cmp	r3, #1
 8001340:	d17e      	bne.n	8001440 <UartMainProcess+0x388>
          {
            // Vai para o próximo estado
            m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DEVICE_ADDRESS;
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <UartMainProcess+0x2b4>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 8001348:	e07a      	b.n	8001440 <UartMainProcess+0x388>
        case UPP_DEVICE_ADDRESS:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_DeviceAddress, 0) == 1)
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <UartMainProcess+0x2c4>)
 800134c:	785b      	ldrb	r3, [r3, #1]
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f895 	bl	8001480 <SendData>
 8001356:	4603      	mov	r3, r0
 8001358:	2b01      	cmp	r3, #1
 800135a:	d173      	bne.n	8001444 <UartMainProcess+0x38c>
          {
            // Vai para o próximo estado
            m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_OPCODE;
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <UartMainProcess+0x2b4>)
 800135e:	2202      	movs	r2, #2
 8001360:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 8001362:	e06f      	b.n	8001444 <UartMainProcess+0x38c>
 8001364:	20000a94 	.word	0x20000a94
 8001368:	20000a98 	.word	0x20000a98
 800136c:	20000a95 	.word	0x20000a95
 8001370:	20000b9b 	.word	0x20000b9b
 8001374:	20000b98 	.word	0x20000b98
 8001378:	20000b9a 	.word	0x20000b9a
 800137c:	20000b18 	.word	0x20000b18
        case UPP_OPCODE:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_OpCode, 0) == 1)
 8001380:	4b3b      	ldr	r3, [pc, #236]	; (8001470 <UartMainProcess+0x3b8>)
 8001382:	789b      	ldrb	r3, [r3, #2]
 8001384:	2100      	movs	r1, #0
 8001386:	4618      	mov	r0, r3
 8001388:	f000 f87a 	bl	8001480 <SendData>
 800138c:	4603      	mov	r3, r0
 800138e:	2b01      	cmp	r3, #1
 8001390:	d15a      	bne.n	8001448 <UartMainProcess+0x390>
          {
            // Vai para o próximo estado
            m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DATA_LEN;
 8001392:	4b38      	ldr	r3, [pc, #224]	; (8001474 <UartMainProcess+0x3bc>)
 8001394:	2203      	movs	r2, #3
 8001396:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 8001398:	e056      	b.n	8001448 <UartMainProcess+0x390>
        case UPP_DATA_LEN:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_Datalen, 0) == 1)
 800139a:	4b35      	ldr	r3, [pc, #212]	; (8001470 <UartMainProcess+0x3b8>)
 800139c:	78db      	ldrb	r3, [r3, #3]
 800139e:	2100      	movs	r1, #0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 f86d 	bl	8001480 <SendData>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d14f      	bne.n	800144c <UartMainProcess+0x394>
          {
            // Zera a posição
            m_ucCorrentDataPos = 0x00;
 80013ac:	4b32      	ldr	r3, [pc, #200]	; (8001478 <UartMainProcess+0x3c0>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]

            // Verifica se existirão dados
            if (m_udtTransmitionPackage.uc_Datalen > 0)
 80013b2:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <UartMainProcess+0x3b8>)
 80013b4:	78db      	ldrb	r3, [r3, #3]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d003      	beq.n	80013c2 <UartMainProcess+0x30a>
            {
                // Existirão dados.
                // /////////////////

                // Vai para o próximo estado
                m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_DATA;
 80013ba:	4b2e      	ldr	r3, [pc, #184]	; (8001474 <UartMainProcess+0x3bc>)
 80013bc:	2204      	movs	r2, #4
 80013be:	701a      	strb	r2, [r3, #0]
                // Vai para o próximo estado
                m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
            }
          }
        }
        break;
 80013c0:	e044      	b.n	800144c <UartMainProcess+0x394>
                m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
 80013c2:	4b2c      	ldr	r3, [pc, #176]	; (8001474 <UartMainProcess+0x3bc>)
 80013c4:	2205      	movs	r2, #5
 80013c6:	701a      	strb	r2, [r3, #0]
        break;
 80013c8:	e040      	b.n	800144c <UartMainProcess+0x394>
        case UPP_DATA:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_Data[m_ucCorrentDataPos], 0) == 1)
 80013ca:	4b2b      	ldr	r3, [pc, #172]	; (8001478 <UartMainProcess+0x3c0>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	4b27      	ldr	r3, [pc, #156]	; (8001470 <UartMainProcess+0x3b8>)
 80013d2:	4413      	add	r3, r2
 80013d4:	791b      	ldrb	r3, [r3, #4]
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 f851 	bl	8001480 <SendData>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d135      	bne.n	8001450 <UartMainProcess+0x398>
          {
            // Incrementa a posição
            m_ucCorrentDataPos++;
 80013e4:	4b24      	ldr	r3, [pc, #144]	; (8001478 <UartMainProcess+0x3c0>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	3301      	adds	r3, #1
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <UartMainProcess+0x3c0>)
 80013ee:	701a      	strb	r2, [r3, #0]

            // Verifica se atingiu o número de dados
            if(m_ucCorrentDataPos >= m_udtTransmitionPackage.uc_Datalen)
 80013f0:	4b1f      	ldr	r3, [pc, #124]	; (8001470 <UartMainProcess+0x3b8>)
 80013f2:	78da      	ldrb	r2, [r3, #3]
 80013f4:	4b20      	ldr	r3, [pc, #128]	; (8001478 <UartMainProcess+0x3c0>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d829      	bhi.n	8001450 <UartMainProcess+0x398>
            {
              // Chegou ao fim dos dados
              /////////////////////////////

              // Vai para o próximo estado
              m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_CHECKSUM;
 80013fc:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <UartMainProcess+0x3bc>)
 80013fe:	2205      	movs	r2, #5
 8001400:	701a      	strb	r2, [r3, #0]
            }
          }

        }
        break;
 8001402:	e025      	b.n	8001450 <UartMainProcess+0x398>
        case UPP_CHECKSUM:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_Checksum, 0) == 1)
 8001404:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <UartMainProcess+0x3b8>)
 8001406:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f000 f837 	bl	8001480 <SendData>
 8001412:	4603      	mov	r3, r0
 8001414:	2b01      	cmp	r3, #1
 8001416:	d11d      	bne.n	8001454 <UartMainProcess+0x39c>
          {
            // Vai para o próximo estado
            m_udtUartPackageParts = (UART_PACKAGE_PARTS)UPP_ETX;
 8001418:	4b16      	ldr	r3, [pc, #88]	; (8001474 <UartMainProcess+0x3bc>)
 800141a:	2206      	movs	r2, #6
 800141c:	701a      	strb	r2, [r3, #0]
          }
        }
        break;
 800141e:	e019      	b.n	8001454 <UartMainProcess+0x39c>
        case UPP_ETX:
        {
          // Escreve
          if(SendData(m_udtTransmitionPackage.uc_Etx, 1) == 1)
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <UartMainProcess+0x3b8>)
 8001422:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001426:	2101      	movs	r1, #1
 8001428:	4618      	mov	r0, r3
 800142a:	f000 f829 	bl	8001480 <SendData>
 800142e:	4603      	mov	r3, r0
 8001430:	2b01      	cmp	r3, #1
 8001432:	d111      	bne.n	8001458 <UartMainProcess+0x3a0>
          {
        	 //Indica para a task que pode enviar a resposta
        	 m_blnReply = 1;
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <UartMainProcess+0x3c4>)
 8001436:	2201      	movs	r2, #1
 8001438:	701a      	strb	r2, [r3, #0]

        	 ResetSerial();
 800143a:	f7ff fe01 	bl	8001040 <ResetSerial>
          }
        }
        break;
 800143e:	e00b      	b.n	8001458 <UartMainProcess+0x3a0>
        break;
 8001440:	bf00      	nop
 8001442:	e010      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 8001444:	bf00      	nop
 8001446:	e00e      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 8001448:	bf00      	nop
 800144a:	e00c      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 800144c:	bf00      	nop
 800144e:	e00a      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 8001450:	bf00      	nop
 8001452:	e008      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 8001454:	bf00      	nop
 8001456:	e006      	b.n	8001466 <UartMainProcess+0x3ae>
        break;
 8001458:	bf00      	nop
      }
    }
    break;
 800145a:	e004      	b.n	8001466 <UartMainProcess+0x3ae>
    {
      // Timeout
      ////////////

      // Reseta a serial;
      ResetSerial();
 800145c:	f7ff fdf0 	bl	8001040 <ResetSerial>
    }
    break;
 8001460:	e002      	b.n	8001468 <UartMainProcess+0x3b0>
    break;
 8001462:	bf00      	nop
 8001464:	e000      	b.n	8001468 <UartMainProcess+0x3b0>
    break;
 8001466:	bf00      	nop
  }

}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000b18 	.word	0x20000b18
 8001474:	20000a95 	.word	0x20000a95
 8001478:	20000b98 	.word	0x20000b98
 800147c:	20000b9c 	.word	0x20000b9c

08001480 <SendData>:
* Valida e envia um dado via serial
*
* @author Vinicius Ludwig
*/
uint8_t SendData(unsigned char ucDataTosend, uint8_t blnIsSpecialChar)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	460a      	mov	r2, r1
 800148a:	71fb      	strb	r3, [r7, #7]
 800148c:	4613      	mov	r3, r2
 800148e:	71bb      	strb	r3, [r7, #6]

  // Cria a variável de retorno indicando que foi um dado normal
  // false indica um scape char e não deve ir para o próximo
  uint8_t blnReturnValue = 1;
 8001490:	2301      	movs	r3, #1
 8001492:	73fb      	strb	r3, [r7, #15]

  // Verifica se é um caractere especial.
  if( blnIsSpecialChar == 0 )
 8001494:	79bb      	ldrb	r3, [r7, #6]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d11b      	bne.n	80014d2 <SendData+0x52>
    // Não é um caractere especial,
    // devemos tratar
    ///////////////////////////////

    // Verifica se processou um caractere especial na última passada.
    if( m_blnProcessingScapeChar == 1 )
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <SendData+0x78>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d107      	bne.n	80014b2 <SendData+0x32>
      // Sinalizou um caractere igual a um
      // especial na última passada.
      ///////////////////////////////////////

      // Altera o dado
      ucDataTosend = ucDataTosend | ESC_INC;
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f043 0320 	orr.w	r3, r3, #32
 80014a8:	71fb      	strb	r3, [r7, #7]

      // Indica que já processou.
      m_blnProcessingScapeChar = 0;
 80014aa:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <SendData+0x78>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
 80014b0:	e00f      	b.n	80014d2 <SendData+0x52>
    {
      // Não foi um igual a especial na última passada.
      ////////////////////////////////////////////////////

      // Verifica se é item igual a um especial
      if(
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d005      	beq.n	80014c4 <SendData+0x44>
          (ucDataTosend == STX)
          ||(ucDataTosend == ETX)
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2b03      	cmp	r3, #3
 80014bc:	d002      	beq.n	80014c4 <SendData+0x44>
          ||(ucDataTosend == ESC))
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	2b10      	cmp	r3, #16
 80014c2:	d106      	bne.n	80014d2 <SendData+0x52>
      {
        // É um especial
        /////////////////

        // Eviou um scape char, não deve avançar
        blnReturnValue = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	73fb      	strb	r3, [r7, #15]

        // Indica que enviou um especial
        m_blnProcessingScapeChar = 1;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <SendData+0x78>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]

        // altera o dado
        ucDataTosend = ESC;
 80014ce:	2310      	movs	r3, #16
 80014d0:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  tx_buffer[m_ucTXBufferCorrentDataPos] = ucDataTosend;
 80014d2:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <SendData+0x7c>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	4619      	mov	r1, r3
 80014d8:	4a09      	ldr	r2, [pc, #36]	; (8001500 <SendData+0x80>)
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	5453      	strb	r3, [r2, r1]
  m_ucTXBufferCorrentDataPos++;
 80014de:	4b07      	ldr	r3, [pc, #28]	; (80014fc <SendData+0x7c>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <SendData+0x7c>)
 80014e8:	701a      	strb	r2, [r3, #0]

  //Serial2.write(ucDataTosend);

  return blnReturnValue;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	20000b9b 	.word	0x20000b9b
 80014fc:	20000b99 	.word	0x20000b99
 8001500:	20000ba0 	.word	0x20000ba0

08001504 <CalculateChecksum>:
* Calcula o checksum de um pacote.
*
* @author Vinicius Ludwig
*/
unsigned char CalculateChecksum(unsigned char* udtpackage, unsigned char ucLen)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	70fb      	strb	r3, [r7, #3]
  // Cria a inicializa a variável de retorno.
  unsigned char ucChecksum = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]

  // Cria a variável do controle de posição
  unsigned char ucPosition = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	73bb      	strb	r3, [r7, #14]

  // Prepara a varredura
  while(ucPosition < ucLen)
 8001518:	e00a      	b.n	8001530 <CalculateChecksum+0x2c>
  {
    //Varre os dados.
    //////////////////

    // Soma  o valor da vez.
    ucChecksum = ucChecksum + *udtpackage;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	781a      	ldrb	r2, [r3, #0]
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	4413      	add	r3, r2
 8001522:	73fb      	strb	r3, [r7, #15]

    // Atualiza os indices
    udtpackage++;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3301      	adds	r3, #1
 8001528:	607b      	str	r3, [r7, #4]
    ucPosition++;
 800152a:	7bbb      	ldrb	r3, [r7, #14]
 800152c:	3301      	adds	r3, #1
 800152e:	73bb      	strb	r3, [r7, #14]
  while(ucPosition < ucLen)
 8001530:	7bba      	ldrb	r2, [r7, #14]
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3f0      	bcc.n	800151a <CalculateChecksum+0x16>

  }

  // Retorna a informação
  return ucChecksum;
 8001538:	7bfb      	ldrb	r3, [r7, #15]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <HAL_UART_RxCpltCallback>:
//----------------------------------------- CALLBACKS ------------------------------------------------//
////////////////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////////////////

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]

	xQueueSendFromISR(rxuartqueueHandle, &rx_buffer, &pxHigherPriorityTaskWoken);
 8001554:	4b0d      	ldr	r3, [pc, #52]	; (800158c <HAL_UART_RxCpltCallback+0x44>)
 8001556:	6818      	ldr	r0, [r3, #0]
 8001558:	f107 020c 	add.w	r2, r7, #12
 800155c:	2300      	movs	r3, #0
 800155e:	490c      	ldr	r1, [pc, #48]	; (8001590 <HAL_UART_RxCpltCallback+0x48>)
 8001560:	f006 fe9a 	bl	8008298 <xQueueGenericSendFromISR>

	HAL_UART_Receive_IT(&huart4, (uint8_t *)&rx_buffer, 1);
 8001564:	2201      	movs	r2, #1
 8001566:	490a      	ldr	r1, [pc, #40]	; (8001590 <HAL_UART_RxCpltCallback+0x48>)
 8001568:	480a      	ldr	r0, [pc, #40]	; (8001594 <HAL_UART_RxCpltCallback+0x4c>)
 800156a:	f004 fd27 	bl	8005fbc <HAL_UART_Receive_IT>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <HAL_UART_RxCpltCallback+0x3c>
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <HAL_UART_RxCpltCallback+0x50>)
 8001576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	f3bf 8f4f 	dsb	sy
 8001580:	f3bf 8f6f 	isb	sy
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	2000026c 	.word	0x2000026c
 8001590:	20000b9d 	.word	0x20000b9d
 8001594:	200001d8 	.word	0x200001d8
 8001598:	e000ed04 	.word	0xe000ed04

0800159c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
	portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]

	for(uint8_t i=0; i < m_ucTXBufferCorrentDataPos; i++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	73fb      	strb	r3, [r7, #15]
 80015ac:	e006      	b.n	80015bc <HAL_UART_TxCpltCallback+0x20>
	{
		tx_buffer[i] = 0x00;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	4a12      	ldr	r2, [pc, #72]	; (80015fc <HAL_UART_TxCpltCallback+0x60>)
 80015b2:	2100      	movs	r1, #0
 80015b4:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0; i < m_ucTXBufferCorrentDataPos; i++)
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	3301      	adds	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	4b10      	ldr	r3, [pc, #64]	; (8001600 <HAL_UART_TxCpltCallback+0x64>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	7bfa      	ldrb	r2, [r7, #15]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d3f3      	bcc.n	80015ae <HAL_UART_TxCpltCallback+0x12>
	}

	m_ucTXBufferCorrentDataPos = 0;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <HAL_UART_TxCpltCallback+0x64>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]

	xSemaphoreGiveFromISR(uartBinSemaHandle, &pxHigherPriorityTaskWoken);
 80015cc:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <HAL_UART_TxCpltCallback+0x68>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f107 0208 	add.w	r2, r7, #8
 80015d4:	4611      	mov	r1, r2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f006 fef9 	bl	80083ce <xQueueGiveFromISR>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d007      	beq.n	80015f2 <HAL_UART_TxCpltCallback+0x56>
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_UART_TxCpltCallback+0x6c>)
 80015e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	f3bf 8f4f 	dsb	sy
 80015ee:	f3bf 8f6f 	isb	sy
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000ba0 	.word	0x20000ba0
 8001600:	20000b99 	.word	0x20000b99
 8001604:	20000270 	.word	0x20000270
 8001608:	e000ed04 	.word	0xe000ed04

0800160c <HAL_ADC_ConvHalfCpltCallback>:


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc){
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

	portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]

	uint8_t bufferside=1;
 8001618:	2301      	movs	r3, #1
 800161a:	72fb      	strb	r3, [r7, #11]
	xQueueSendToBackFromISR(adchalfselectQueueHandle, &bufferside, &pxHigherPriorityTaskWoken);
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <HAL_ADC_ConvHalfCpltCallback+0x40>)
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	f107 020c 	add.w	r2, r7, #12
 8001624:	f107 010b 	add.w	r1, r7, #11
 8001628:	2300      	movs	r3, #0
 800162a:	f006 fe35 	bl	8008298 <xQueueGenericSendFromISR>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d007      	beq.n	8001644 <HAL_ADC_ConvHalfCpltCallback+0x38>
 8001634:	4b06      	ldr	r3, [pc, #24]	; (8001650 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 8001636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	f3bf 8f4f 	dsb	sy
 8001640:	f3bf 8f6f 	isb	sy

}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000268 	.word	0x20000268
 8001650:	e000ed04 	.word	0xe000ed04

08001654 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

	portBASE_TYPE pxHigherPriorityTaskWoken = pdFALSE;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]

	uint8_t bufferside=2;
 8001660:	2302      	movs	r3, #2
 8001662:	72fb      	strb	r3, [r7, #11]
	xQueueSendToBackFromISR(adchalfselectQueueHandle, &bufferside, &pxHigherPriorityTaskWoken);
 8001664:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <HAL_ADC_ConvCpltCallback+0x40>)
 8001666:	6818      	ldr	r0, [r3, #0]
 8001668:	f107 020c 	add.w	r2, r7, #12
 800166c:	f107 010b 	add.w	r1, r7, #11
 8001670:	2300      	movs	r3, #0
 8001672:	f006 fe11 	bl	8008298 <xQueueGenericSendFromISR>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d007      	beq.n	800168c <HAL_ADC_ConvCpltCallback+0x38>
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_ADC_ConvCpltCallback+0x44>)
 800167e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	f3bf 8f4f 	dsb	sy
 8001688:	f3bf 8f6f 	isb	sy
}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000268 	.word	0x20000268
 8001698:	e000ed04 	.word	0xe000ed04

0800169c <StartUartTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUartTask */
void StartUartTask(void *argument)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t receivedByte;
	uint8_t null = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Receive_IT(&huart4, (uint8_t *)&rx_buffer, 1);
 80016a8:	2201      	movs	r2, #1
 80016aa:	4921      	ldr	r1, [pc, #132]	; (8001730 <StartUartTask+0x94>)
 80016ac:	4821      	ldr	r0, [pc, #132]	; (8001734 <StartUartTask+0x98>)
 80016ae:	f004 fc85 	bl	8005fbc <HAL_UART_Receive_IT>

  /* Infinite loop */
  while(1)
  {
	  if(m_blnReply == 0)
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <StartUartTask+0x9c>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d126      	bne.n	8001708 <StartUartTask+0x6c>
	  {
		  if((m_udtUartmachineStates == UMS_RECEIVING)){
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <StartUartTask+0xa0>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d110      	bne.n	80016e4 <StartUartTask+0x48>
			// Se houver dados recebidos na fila
			if (xQueueReceive(rxuartqueueHandle, &receivedByte, portMAX_DELAY)) {
 80016c2:	4b1f      	ldr	r3, [pc, #124]	; (8001740 <StartUartTask+0xa4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f107 010e 	add.w	r1, r7, #14
 80016ca:	f04f 32ff 	mov.w	r2, #4294967295
 80016ce:	4618      	mov	r0, r3
 80016d0:	f006 ff0a 	bl	80084e8 <xQueueReceive>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d0eb      	beq.n	80016b2 <StartUartTask+0x16>
				// Processa o byte recebido
				UartMainProcess(receivedByte);
 80016da:	7bbb      	ldrb	r3, [r7, #14]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fceb 	bl	80010b8 <UartMainProcess>
 80016e2:	e7e6      	b.n	80016b2 <StartUartTask+0x16>
			}
		  }
		  else if ((m_udtUartmachineStates == UMS_PROCESSING_RESPONSE_PACKAGE))
 80016e4:	4b15      	ldr	r3, [pc, #84]	; (800173c <StartUartTask+0xa0>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d104      	bne.n	80016f6 <StartUartTask+0x5a>
		  {
			  UartMainProcess(null);
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fce2 	bl	80010b8 <UartMainProcess>
 80016f4:	e7dd      	b.n	80016b2 <StartUartTask+0x16>
		  }
		  else if ((m_udtUartmachineStates == UMS_SENDING_RESPONSE))
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <StartUartTask+0xa0>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d1d9      	bne.n	80016b2 <StartUartTask+0x16>
		  {
			UartMainProcess(null);
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fcd9 	bl	80010b8 <UartMainProcess>
 8001706:	e7d4      	b.n	80016b2 <StartUartTask+0x16>
		  }
	  }
	  else
	  {
		  HAL_UART_Transmit_IT(&huart4, (uint8_t *)&tx_buffer, m_ucTXBufferCorrentDataPos);
 8001708:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <StartUartTask+0xa8>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b29b      	uxth	r3, r3
 800170e:	461a      	mov	r2, r3
 8001710:	490d      	ldr	r1, [pc, #52]	; (8001748 <StartUartTask+0xac>)
 8001712:	4808      	ldr	r0, [pc, #32]	; (8001734 <StartUartTask+0x98>)
 8001714:	f004 fbf4 	bl	8005f00 <HAL_UART_Transmit_IT>
		  xSemaphoreTake(uartBinSemaHandle, portMAX_DELAY);
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <StartUartTask+0xb0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f04f 31ff 	mov.w	r1, #4294967295
 8001720:	4618      	mov	r0, r3
 8001722:	f006 ffc1 	bl	80086a8 <xQueueSemaphoreTake>

		  m_blnReply = 0;
 8001726:	4b04      	ldr	r3, [pc, #16]	; (8001738 <StartUartTask+0x9c>)
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]
	  if(m_blnReply == 0)
 800172c:	e7c1      	b.n	80016b2 <StartUartTask+0x16>
 800172e:	bf00      	nop
 8001730:	20000b9d 	.word	0x20000b9d
 8001734:	200001d8 	.word	0x200001d8
 8001738:	20000b9c 	.word	0x20000b9c
 800173c:	20000a94 	.word	0x20000a94
 8001740:	2000026c 	.word	0x2000026c
 8001744:	20000b99 	.word	0x20000b99
 8001748:	20000ba0 	.word	0x20000ba0
 800174c:	20000270 	.word	0x20000270

08001750 <StartAdcTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAdcTask */
void StartAdcTask(void *argument)
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAdcTask */
	//TODO
	uint8_t sidebuffer_choice = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	727b      	strb	r3, [r7, #9]
	uint16_t i = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	81fb      	strh	r3, [r7, #14]

	HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*)adcBuffer, F_BUFFER_SIZE);
 8001760:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001764:	4966      	ldr	r1, [pc, #408]	; (8001900 <StartAdcTask+0x1b0>)
 8001766:	4867      	ldr	r0, [pc, #412]	; (8001904 <StartAdcTask+0x1b4>)
 8001768:	f001 fcc8 	bl	80030fc <HAL_ADCEx_MultiModeStart_DMA>
	HAL_TIM_Base_Start(&htim1);
 800176c:	4866      	ldr	r0, [pc, #408]	; (8001908 <StartAdcTask+0x1b8>)
 800176e:	f003 fec3 	bl	80054f8 <HAL_TIM_Base_Start>


  /* Infinite loop */
  while(1)
  {
		xQueueReceive(adchalfselectQueueHandle, &sidebuffer_choice, portMAX_DELAY);
 8001772:	4b66      	ldr	r3, [pc, #408]	; (800190c <StartAdcTask+0x1bc>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f107 0109 	add.w	r1, r7, #9
 800177a:	f04f 32ff 	mov.w	r2, #4294967295
 800177e:	4618      	mov	r0, r3
 8001780:	f006 feb2 	bl	80084e8 <xQueueReceive>

		pot_ativa = 0.0;
 8001784:	4b62      	ldr	r3, [pc, #392]	; (8001910 <StartAdcTask+0x1c0>)
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
		pot_aparente = 0.0;
 800178c:	4b61      	ldr	r3, [pc, #388]	; (8001914 <StartAdcTask+0x1c4>)
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
		pot_reativa = 0.0;
 8001794:	4b60      	ldr	r3, [pc, #384]	; (8001918 <StartAdcTask+0x1c8>)
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

		cc_voltage = 0.0;
 800179c:	4b5f      	ldr	r3, [pc, #380]	; (800191c <StartAdcTask+0x1cc>)
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
		cc_current = 0.0;
 80017a4:	4b5e      	ldr	r3, [pc, #376]	; (8001920 <StartAdcTask+0x1d0>)
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
		rms_voltage = 0.0;
 80017ac:	4b5d      	ldr	r3, [pc, #372]	; (8001924 <StartAdcTask+0x1d4>)
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
		rms_current = 0.0;
 80017b4:	4b5c      	ldr	r3, [pc, #368]	; (8001928 <StartAdcTask+0x1d8>)
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]

		pf = 0.0;
 80017bc:	4b5b      	ldr	r3, [pc, #364]	; (800192c <StartAdcTask+0x1dc>)
 80017be:	f04f 0200 	mov.w	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]

		if (sidebuffer_choice == 1){
 80017c4:	7a7b      	ldrb	r3, [r7, #9]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d101      	bne.n	80017ce <StartAdcTask+0x7e>
			i = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	81fb      	strh	r3, [r7, #14]
		}
		if (sidebuffer_choice == 2){
 80017ce:	7a7b      	ldrb	r3, [r7, #9]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d101      	bne.n	80017d8 <StartAdcTask+0x88>
			i = H_BUFFER_SIZE;
 80017d4:	2380      	movs	r3, #128	; 0x80
 80017d6:	81fb      	strh	r3, [r7, #14]
		}

		for(uint16_t c = i; c < H_BUFFER_SIZE; c++){
 80017d8:	89fb      	ldrh	r3, [r7, #14]
 80017da:	81bb      	strh	r3, [r7, #12]
 80017dc:	e063      	b.n	80018a6 <StartAdcTask+0x156>
				// Extrai os 16 bits menos significativos
				adc1_voltage[c] = (((uint16_t)(adcBuffer[c] & 0x0000FFFF)) * V1_SENSOR_MULT * V1_REAL_MULT);
 80017de:	89bb      	ldrh	r3, [r7, #12]
 80017e0:	4a47      	ldr	r2, [pc, #284]	; (8001900 <StartAdcTask+0x1b0>)
 80017e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe ff6d 	bl	80006c8 <__aeabi_i2d>
 80017ee:	a33c      	add	r3, pc, #240	; (adr r3, 80018e0 <StartAdcTask+0x190>)
 80017f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f4:	f7fe fcec 	bl	80001d0 <__aeabi_dmul>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	a339      	add	r3, pc, #228	; (adr r3, 80018e8 <StartAdcTask+0x198>)
 8001802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001806:	f7fe fce3 	bl	80001d0 <__aeabi_dmul>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	89bc      	ldrh	r4, [r7, #12]
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f7fe ffc2 	bl	800079c <__aeabi_d2f>
 8001818:	4602      	mov	r2, r0
 800181a:	4945      	ldr	r1, [pc, #276]	; (8001930 <StartAdcTask+0x1e0>)
 800181c:	00a3      	lsls	r3, r4, #2
 800181e:	440b      	add	r3, r1
 8001820:	601a      	str	r2, [r3, #0]

				cc_voltage += adc1_voltage[c];
 8001822:	89bb      	ldrh	r3, [r7, #12]
 8001824:	4a42      	ldr	r2, [pc, #264]	; (8001930 <StartAdcTask+0x1e0>)
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	ed93 7a00 	vldr	s14, [r3]
 800182e:	4b3b      	ldr	r3, [pc, #236]	; (800191c <StartAdcTask+0x1cc>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001838:	4b38      	ldr	r3, [pc, #224]	; (800191c <StartAdcTask+0x1cc>)
 800183a:	edc3 7a00 	vstr	s15, [r3]

				// Extrai os 16 bits mais significativos
				adc2_current[c] = (((uint16_t)((adcBuffer[c] >> 16) & 0x0000FFFF)) * C2_SENSOR_MULT * C2_REAL_MULT);
 800183e:	89bb      	ldrh	r3, [r7, #12]
 8001840:	4a2f      	ldr	r2, [pc, #188]	; (8001900 <StartAdcTask+0x1b0>)
 8001842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001846:	0c1b      	lsrs	r3, r3, #16
 8001848:	b29b      	uxth	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe ff3c 	bl	80006c8 <__aeabi_i2d>
 8001850:	a327      	add	r3, pc, #156	; (adr r3, 80018f0 <StartAdcTask+0x1a0>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7fe fcbb 	bl	80001d0 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4610      	mov	r0, r2
 8001860:	4619      	mov	r1, r3
 8001862:	a325      	add	r3, pc, #148	; (adr r3, 80018f8 <StartAdcTask+0x1a8>)
 8001864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001868:	f7fe fcb2 	bl	80001d0 <__aeabi_dmul>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	89bc      	ldrh	r4, [r7, #12]
 8001872:	4610      	mov	r0, r2
 8001874:	4619      	mov	r1, r3
 8001876:	f7fe ff91 	bl	800079c <__aeabi_d2f>
 800187a:	4602      	mov	r2, r0
 800187c:	492d      	ldr	r1, [pc, #180]	; (8001934 <StartAdcTask+0x1e4>)
 800187e:	00a3      	lsls	r3, r4, #2
 8001880:	440b      	add	r3, r1
 8001882:	601a      	str	r2, [r3, #0]

				cc_current += adc2_current[c];
 8001884:	89bb      	ldrh	r3, [r7, #12]
 8001886:	4a2b      	ldr	r2, [pc, #172]	; (8001934 <StartAdcTask+0x1e4>)
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4413      	add	r3, r2
 800188c:	ed93 7a00 	vldr	s14, [r3]
 8001890:	4b23      	ldr	r3, [pc, #140]	; (8001920 <StartAdcTask+0x1d0>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189a:	4b21      	ldr	r3, [pc, #132]	; (8001920 <StartAdcTask+0x1d0>)
 800189c:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t c = i; c < H_BUFFER_SIZE; c++){
 80018a0:	89bb      	ldrh	r3, [r7, #12]
 80018a2:	3301      	adds	r3, #1
 80018a4:	81bb      	strh	r3, [r7, #12]
 80018a6:	89bb      	ldrh	r3, [r7, #12]
 80018a8:	2b7f      	cmp	r3, #127	; 0x7f
 80018aa:	d998      	bls.n	80017de <StartAdcTask+0x8e>
		}

		cc_voltage /= H_BUFFER_SIZE;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <StartAdcTask+0x1cc>)
 80018ae:	ed93 7a00 	vldr	s14, [r3]
 80018b2:	eddf 6a21 	vldr	s13, [pc, #132]	; 8001938 <StartAdcTask+0x1e8>
 80018b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ba:	4b18      	ldr	r3, [pc, #96]	; (800191c <StartAdcTask+0x1cc>)
 80018bc:	edc3 7a00 	vstr	s15, [r3]
		cc_current /= H_BUFFER_SIZE;
 80018c0:	4b17      	ldr	r3, [pc, #92]	; (8001920 <StartAdcTask+0x1d0>)
 80018c2:	ed93 7a00 	vldr	s14, [r3]
 80018c6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001938 <StartAdcTask+0x1e8>
 80018ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ce:	4b14      	ldr	r3, [pc, #80]	; (8001920 <StartAdcTask+0x1d0>)
 80018d0:	edc3 7a00 	vstr	s15, [r3]

		for(uint16_t c = i; c < H_BUFFER_SIZE; c++){
 80018d4:	89fb      	ldrh	r3, [r7, #14]
 80018d6:	817b      	strh	r3, [r7, #10]
 80018d8:	e093      	b.n	8001a02 <StartAdcTask+0x2b2>
 80018da:	bf00      	nop
 80018dc:	f3af 8000 	nop.w
 80018e0:	2e705d0b 	.word	0x2e705d0b
 80018e4:	3f4b731b 	.word	0x3f4b731b
 80018e8:	a2ecff72 	.word	0xa2ecff72
 80018ec:	4088a8d3 	.word	0x4088a8d3
 80018f0:	7ca84ae7 	.word	0x7ca84ae7
 80018f4:	3f4cc726 	.word	0x3f4cc726
 80018f8:	75e80e9d 	.word	0x75e80e9d
 80018fc:	40371a59 	.word	0x40371a59
 8001900:	20000274 	.word	0x20000274
 8001904:	2000007c 	.word	0x2000007c
 8001908:	2000018c 	.word	0x2000018c
 800190c:	20000268 	.word	0x20000268
 8001910:	20000a8c 	.word	0x20000a8c
 8001914:	20000a84 	.word	0x20000a84
 8001918:	20000a88 	.word	0x20000a88
 800191c:	20000a74 	.word	0x20000a74
 8001920:	20000a7c 	.word	0x20000a7c
 8001924:	20000a78 	.word	0x20000a78
 8001928:	20000a80 	.word	0x20000a80
 800192c:	20000a90 	.word	0x20000a90
 8001930:	20000674 	.word	0x20000674
 8001934:	20000874 	.word	0x20000874
 8001938:	43000000 	.word	0x43000000
				rms_voltage += (adc1_voltage[c] - cc_voltage) * (adc1_voltage[c] - cc_voltage);
 800193c:	897b      	ldrh	r3, [r7, #10]
 800193e:	4a6b      	ldr	r2, [pc, #428]	; (8001aec <StartAdcTask+0x39c>)
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	ed93 7a00 	vldr	s14, [r3]
 8001948:	4b69      	ldr	r3, [pc, #420]	; (8001af0 <StartAdcTask+0x3a0>)
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001952:	897b      	ldrh	r3, [r7, #10]
 8001954:	4a65      	ldr	r2, [pc, #404]	; (8001aec <StartAdcTask+0x39c>)
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	edd3 6a00 	vldr	s13, [r3]
 800195e:	4b64      	ldr	r3, [pc, #400]	; (8001af0 <StartAdcTask+0x3a0>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800196c:	4b61      	ldr	r3, [pc, #388]	; (8001af4 <StartAdcTask+0x3a4>)
 800196e:	edd3 7a00 	vldr	s15, [r3]
 8001972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001976:	4b5f      	ldr	r3, [pc, #380]	; (8001af4 <StartAdcTask+0x3a4>)
 8001978:	edc3 7a00 	vstr	s15, [r3]
				rms_current += (adc2_current[c] - cc_current) * (adc2_current[c] - cc_current);
 800197c:	897b      	ldrh	r3, [r7, #10]
 800197e:	4a5e      	ldr	r2, [pc, #376]	; (8001af8 <StartAdcTask+0x3a8>)
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	ed93 7a00 	vldr	s14, [r3]
 8001988:	4b5c      	ldr	r3, [pc, #368]	; (8001afc <StartAdcTask+0x3ac>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001992:	897b      	ldrh	r3, [r7, #10]
 8001994:	4a58      	ldr	r2, [pc, #352]	; (8001af8 <StartAdcTask+0x3a8>)
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	edd3 6a00 	vldr	s13, [r3]
 800199e:	4b57      	ldr	r3, [pc, #348]	; (8001afc <StartAdcTask+0x3ac>)
 80019a0:	edd3 7a00 	vldr	s15, [r3]
 80019a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80019a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ac:	4b54      	ldr	r3, [pc, #336]	; (8001b00 <StartAdcTask+0x3b0>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b6:	4b52      	ldr	r3, [pc, #328]	; (8001b00 <StartAdcTask+0x3b0>)
 80019b8:	edc3 7a00 	vstr	s15, [r3]
				pot_ativa += ((adc2_current[c] - cc_current) * (adc1_voltage[c] - cc_voltage));
 80019bc:	897b      	ldrh	r3, [r7, #10]
 80019be:	4a4e      	ldr	r2, [pc, #312]	; (8001af8 <StartAdcTask+0x3a8>)
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	4b4c      	ldr	r3, [pc, #304]	; (8001afc <StartAdcTask+0x3ac>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d2:	897b      	ldrh	r3, [r7, #10]
 80019d4:	4a45      	ldr	r2, [pc, #276]	; (8001aec <StartAdcTask+0x39c>)
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	edd3 6a00 	vldr	s13, [r3]
 80019de:	4b44      	ldr	r3, [pc, #272]	; (8001af0 <StartAdcTask+0x3a0>)
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80019e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ec:	4b45      	ldr	r3, [pc, #276]	; (8001b04 <StartAdcTask+0x3b4>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f6:	4b43      	ldr	r3, [pc, #268]	; (8001b04 <StartAdcTask+0x3b4>)
 80019f8:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t c = i; c < H_BUFFER_SIZE; c++){
 80019fc:	897b      	ldrh	r3, [r7, #10]
 80019fe:	3301      	adds	r3, #1
 8001a00:	817b      	strh	r3, [r7, #10]
 8001a02:	897b      	ldrh	r3, [r7, #10]
 8001a04:	2b7f      	cmp	r3, #127	; 0x7f
 8001a06:	d999      	bls.n	800193c <StartAdcTask+0x1ec>
		}

		pot_ativa = pot_ativa / H_BUFFER_SIZE;
 8001a08:	4b3e      	ldr	r3, [pc, #248]	; (8001b04 <StartAdcTask+0x3b4>)
 8001a0a:	ed93 7a00 	vldr	s14, [r3]
 8001a0e:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001b08 <StartAdcTask+0x3b8>
 8001a12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a16:	4b3b      	ldr	r3, [pc, #236]	; (8001b04 <StartAdcTask+0x3b4>)
 8001a18:	edc3 7a00 	vstr	s15, [r3]

		rms_voltage = sqrtf(rms_voltage/H_BUFFER_SIZE);
 8001a1c:	4b35      	ldr	r3, [pc, #212]	; (8001af4 <StartAdcTask+0x3a4>)
 8001a1e:	edd3 7a00 	vldr	s15, [r3]
 8001a22:	eddf 6a39 	vldr	s13, [pc, #228]	; 8001b08 <StartAdcTask+0x3b8>
 8001a26:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a2e:	f009 f985 	bl	800ad3c <sqrtf>
 8001a32:	eef0 7a40 	vmov.f32	s15, s0
 8001a36:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <StartAdcTask+0x3a4>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
		rms_current = sqrtf(rms_current/H_BUFFER_SIZE);
 8001a3c:	4b30      	ldr	r3, [pc, #192]	; (8001b00 <StartAdcTask+0x3b0>)
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	eddf 6a31 	vldr	s13, [pc, #196]	; 8001b08 <StartAdcTask+0x3b8>
 8001a46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a4e:	f009 f975 	bl	800ad3c <sqrtf>
 8001a52:	eef0 7a40 	vmov.f32	s15, s0
 8001a56:	4b2a      	ldr	r3, [pc, #168]	; (8001b00 <StartAdcTask+0x3b0>)
 8001a58:	edc3 7a00 	vstr	s15, [r3]

		pot_aparente = (rms_voltage * rms_current);
 8001a5c:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <StartAdcTask+0x3a4>)
 8001a5e:	ed93 7a00 	vldr	s14, [r3]
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <StartAdcTask+0x3b0>)
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6c:	4b27      	ldr	r3, [pc, #156]	; (8001b0c <StartAdcTask+0x3bc>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
		pot_reativa = ((pot_aparente * pot_aparente) / 10)-((pot_ativa * pot_ativa) / 10);
 8001a72:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <StartAdcTask+0x3bc>)
 8001a74:	ed93 7a00 	vldr	s14, [r3]
 8001a78:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <StartAdcTask+0x3bc>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a82:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001a86:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a8a:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <StartAdcTask+0x3b4>)
 8001a8c:	edd3 6a00 	vldr	s13, [r3]
 8001a90:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <StartAdcTask+0x3b4>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a9a:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001a9e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <StartAdcTask+0x3c0>)
 8001aa8:	edc3 7a00 	vstr	s15, [r3]

		if(pot_reativa > 0)
 8001aac:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <StartAdcTask+0x3c0>)
 8001aae:	edd3 7a00 	vldr	s15, [r3]
 8001ab2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aba:	dd0b      	ble.n	8001ad4 <StartAdcTask+0x384>
	    {
			pot_reativa = sqrtf(pot_reativa);
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <StartAdcTask+0x3c0>)
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac6:	f009 f939 	bl	800ad3c <sqrtf>
 8001aca:	eef0 7a40 	vmov.f32	s15, s0
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <StartAdcTask+0x3c0>)
 8001ad0:	edc3 7a00 	vstr	s15, [r3]
		}

		pf = pot_ativa/pot_aparente;
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <StartAdcTask+0x3b4>)
 8001ad6:	edd3 6a00 	vldr	s13, [r3]
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <StartAdcTask+0x3bc>)
 8001adc:	ed93 7a00 	vldr	s14, [r3]
 8001ae0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <StartAdcTask+0x3c4>)
 8001ae6:	edc3 7a00 	vstr	s15, [r3]
		xQueueReceive(adchalfselectQueueHandle, &sidebuffer_choice, portMAX_DELAY);
 8001aea:	e642      	b.n	8001772 <StartAdcTask+0x22>
 8001aec:	20000674 	.word	0x20000674
 8001af0:	20000a74 	.word	0x20000a74
 8001af4:	20000a78 	.word	0x20000a78
 8001af8:	20000874 	.word	0x20000874
 8001afc:	20000a7c 	.word	0x20000a7c
 8001b00:	20000a80 	.word	0x20000a80
 8001b04:	20000a8c 	.word	0x20000a8c
 8001b08:	43000000 	.word	0x43000000
 8001b0c:	20000a84 	.word	0x20000a84
 8001b10:	20000a88 	.word	0x20000a88
 8001b14:	20000a90 	.word	0x20000a90

08001b18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d101      	bne.n	8001b2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b2a:	f000 fa73 	bl	8002014 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40001400 	.word	0x40001400

08001b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b40:	b672      	cpsid	i
}
 8001b42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <Error_Handler+0x8>
	...

08001b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b52:	4a10      	ldr	r2, [pc, #64]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6613      	str	r3, [r2, #96]	; 0x60
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b70:	6593      	str	r3, [r2, #88]	; 0x58
 8001b72:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <HAL_MspInit+0x4c>)
 8001b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	210f      	movs	r1, #15
 8001b82:	f06f 0001 	mvn.w	r0, #1
 8001b86:	f001 fcc3 	bl	8003510 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40021000 	.word	0x40021000

08001b98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08c      	sub	sp, #48	; 0x30
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a48      	ldr	r2, [pc, #288]	; (8001cd8 <HAL_ADC_MspInit+0x140>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d158      	bne.n	8001c6c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001bba:	4b48      	ldr	r3, [pc, #288]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4a46      	ldr	r2, [pc, #280]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001bc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001bc4:	4b45      	ldr	r3, [pc, #276]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d10b      	bne.n	8001be4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001bcc:	4b44      	ldr	r3, [pc, #272]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd0:	4a43      	ldr	r2, [pc, #268]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001bd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001bd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd8:	4b41      	ldr	r3, [pc, #260]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001be0:	61bb      	str	r3, [r7, #24]
 8001be2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	4b3e      	ldr	r3, [pc, #248]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be8:	4a3d      	ldr	r2, [pc, #244]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf0:	4b3b      	ldr	r3, [pc, #236]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c00:	230b      	movs	r3, #11
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4835      	ldr	r0, [pc, #212]	; (8001ce4 <HAL_ADC_MspInit+0x14c>)
 8001c10:	f001 ff1e 	bl	8003a50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c14:	4b34      	ldr	r3, [pc, #208]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c16:	4a35      	ldr	r2, [pc, #212]	; (8001cec <HAL_ADC_MspInit+0x154>)
 8001c18:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001c1a:	4b33      	ldr	r3, [pc, #204]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c20:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c26:	4b30      	ldr	r3, [pc, #192]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c2c:	4b2e      	ldr	r3, [pc, #184]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c2e:	2280      	movs	r2, #128	; 0x80
 8001c30:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c32:	4b2d      	ldr	r3, [pc, #180]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c38:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c42:	4b29      	ldr	r3, [pc, #164]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c44:	2220      	movs	r2, #32
 8001c46:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c48:	4b27      	ldr	r3, [pc, #156]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c4e:	4826      	ldr	r0, [pc, #152]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c50:	f001 fc88 	bl	8003564 <HAL_DMA_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c5a:	f7ff ff6f 	bl	8001b3c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a21      	ldr	r2, [pc, #132]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c62:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c64:	4a20      	ldr	r2, [pc, #128]	; (8001ce8 <HAL_ADC_MspInit+0x150>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c6a:	e031      	b.n	8001cd0 <HAL_ADC_MspInit+0x138>
  else if(hadc->Instance==ADC2)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a1f      	ldr	r2, [pc, #124]	; (8001cf0 <HAL_ADC_MspInit+0x158>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d12c      	bne.n	8001cd0 <HAL_ADC_MspInit+0x138>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001c76:	4b19      	ldr	r3, [pc, #100]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	4a17      	ldr	r2, [pc, #92]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001c7e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001c80:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <HAL_ADC_MspInit+0x144>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d10b      	bne.n	8001ca0 <HAL_ADC_MspInit+0x108>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001c88:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8c:	4a14      	ldr	r2, [pc, #80]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001c8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca4:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001ca6:	f043 0302 	orr.w	r3, r3, #2
 8001caa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <HAL_ADC_MspInit+0x148>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cbc:	230b      	movs	r3, #11
 8001cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480a      	ldr	r0, [pc, #40]	; (8001cf4 <HAL_ADC_MspInit+0x15c>)
 8001ccc:	f001 fec0 	bl	8003a50 <HAL_GPIO_Init>
}
 8001cd0:	bf00      	nop
 8001cd2:	3730      	adds	r7, #48	; 0x30
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	50040000 	.word	0x50040000
 8001cdc:	20000c20 	.word	0x20000c20
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	48000800 	.word	0x48000800
 8001ce8:	20000144 	.word	0x20000144
 8001cec:	40020008 	.word	0x40020008
 8001cf0:	50040100 	.word	0x50040100
 8001cf4:	48000400 	.word	0x48000400

08001cf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <HAL_TIM_Base_MspInit+0x38>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d10b      	bne.n	8001d22 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	; (8001d34 <HAL_TIM_Base_MspInit+0x3c>)
 8001d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d0e:	4a09      	ldr	r2, [pc, #36]	; (8001d34 <HAL_TIM_Base_MspInit+0x3c>)
 8001d10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d14:	6613      	str	r3, [r2, #96]	; 0x60
 8001d16:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <HAL_TIM_Base_MspInit+0x3c>)
 8001d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d22:	bf00      	nop
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40012c00 	.word	0x40012c00
 8001d34:	40021000 	.word	0x40021000

08001d38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0ac      	sub	sp, #176	; 0xb0
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2288      	movs	r2, #136	; 0x88
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f008 feff 	bl	800ab5c <memset>
  if(huart->Instance==UART4)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a25      	ldr	r2, [pc, #148]	; (8001df8 <HAL_UART_MspInit+0xc0>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d143      	bne.n	8001df0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001d68:	2308      	movs	r3, #8
 8001d6a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	4618      	mov	r0, r3
 8001d76:	f002 feab 	bl	8004ad0 <HAL_RCCEx_PeriphCLKConfig>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d80:	f7ff fedc 	bl	8001b3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001d84:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d88:	4a1c      	ldr	r2, [pc, #112]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001d8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d8e:	6593      	str	r3, [r2, #88]	; 0x58
 8001d90:	4b1a      	ldr	r3, [pc, #104]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9c:	4b17      	ldr	r3, [pc, #92]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da0:	4a16      	ldr	r2, [pc, #88]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001da8:	4b14      	ldr	r3, [pc, #80]	; (8001dfc <HAL_UART_MspInit+0xc4>)
 8001daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001db4:	2303      	movs	r3, #3
 8001db6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001dcc:	2308      	movs	r3, #8
 8001dce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ddc:	f001 fe38 	bl	8003a50 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2105      	movs	r1, #5
 8001de4:	2034      	movs	r0, #52	; 0x34
 8001de6:	f001 fb93 	bl	8003510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001dea:	2034      	movs	r0, #52	; 0x34
 8001dec:	f001 fbac 	bl	8003548 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001df0:	bf00      	nop
 8001df2:	37b0      	adds	r7, #176	; 0xb0
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40004c00 	.word	0x40004c00
 8001dfc:	40021000 	.word	0x40021000

08001e00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08e      	sub	sp, #56	; 0x38
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001e0e:	4b34      	ldr	r3, [pc, #208]	; (8001ee0 <HAL_InitTick+0xe0>)
 8001e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e12:	4a33      	ldr	r2, [pc, #204]	; (8001ee0 <HAL_InitTick+0xe0>)
 8001e14:	f043 0320 	orr.w	r3, r3, #32
 8001e18:	6593      	str	r3, [r2, #88]	; 0x58
 8001e1a:	4b31      	ldr	r3, [pc, #196]	; (8001ee0 <HAL_InitTick+0xe0>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1e:	f003 0320 	and.w	r3, r3, #32
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e26:	f107 0210 	add.w	r2, r7, #16
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4611      	mov	r1, r2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 fdbb 	bl	80049ac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e36:	6a3b      	ldr	r3, [r7, #32]
 8001e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d103      	bne.n	8001e48 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e40:	f002 fd88 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8001e44:	6378      	str	r0, [r7, #52]	; 0x34
 8001e46:	e004      	b.n	8001e52 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e48:	f002 fd84 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e54:	4a23      	ldr	r2, [pc, #140]	; (8001ee4 <HAL_InitTick+0xe4>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9b      	lsrs	r3, r3, #18
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001e60:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e62:	4a22      	ldr	r2, [pc, #136]	; (8001eec <HAL_InitTick+0xec>)
 8001e64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001e66:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e6c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001e6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e72:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001e74:	4b1c      	ldr	r3, [pc, #112]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e80:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001e86:	4818      	ldr	r0, [pc, #96]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e88:	f003 fade 	bl	8005448 <HAL_TIM_Base_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001e92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d11b      	bne.n	8001ed2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001e9a:	4813      	ldr	r0, [pc, #76]	; (8001ee8 <HAL_InitTick+0xe8>)
 8001e9c:	f003 fb94 	bl	80055c8 <HAL_TIM_Base_Start_IT>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001ea6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d111      	bne.n	8001ed2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001eae:	2037      	movs	r0, #55	; 0x37
 8001eb0:	f001 fb4a 	bl	8003548 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b0f      	cmp	r3, #15
 8001eb8:	d808      	bhi.n	8001ecc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	2037      	movs	r0, #55	; 0x37
 8001ec0:	f001 fb26 	bl	8003510 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <HAL_InitTick+0xf0>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e002      	b.n	8001ed2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ed2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3738      	adds	r7, #56	; 0x38
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	431bde83 	.word	0x431bde83
 8001ee8:	20000c24 	.word	0x20000c24
 8001eec:	40001400 	.word	0x40001400
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <NMI_Handler+0x4>

08001efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <HardFault_Handler+0x4>

08001f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <MemManage_Handler+0x4>

08001f06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <DMA1_Channel1_IRQHandler+0x10>)
 8001f26:	f001 fcb4 	bl	8003892 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000144 	.word	0x20000144

08001f34 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <UART4_IRQHandler+0x10>)
 8001f3a:	f004 f88b 	bl	8006054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200001d8 	.word	0x200001d8

08001f48 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <TIM7_IRQHandler+0x10>)
 8001f4e:	f003 fbab 	bl	80056a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000c24 	.word	0x20000c24

08001f5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <SystemInit+0x20>)
 8001f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f66:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <SystemInit+0x20>)
 8001f68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fb8 <LoopForever+0x2>


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f84:	f7ff ffea 	bl	8001f5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f88:	480c      	ldr	r0, [pc, #48]	; (8001fbc <LoopForever+0x6>)
  ldr r1, =_edata
 8001f8a:	490d      	ldr	r1, [pc, #52]	; (8001fc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f8c:	4a0d      	ldr	r2, [pc, #52]	; (8001fc4 <LoopForever+0xe>)
  movs r3, #0
 8001f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f90:	e002      	b.n	8001f98 <LoopCopyDataInit>

08001f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f96:	3304      	adds	r3, #4

08001f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f9c:	d3f9      	bcc.n	8001f92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9e:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fa0:	4c0a      	ldr	r4, [pc, #40]	; (8001fcc <LoopForever+0x16>)
  movs r3, #0
 8001fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa4:	e001      	b.n	8001faa <LoopFillZerobss>

08001fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa8:	3204      	adds	r2, #4

08001faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fac:	d3fb      	bcc.n	8001fa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fae:	f008 fe39 	bl	800ac24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fb2:	f7fe fdc1 	bl	8000b38 <main>

08001fb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001fb6:	e7fe      	b.n	8001fb6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001fc4:	0800aed0 	.word	0x0800aed0
  ldr r2, =_sbss
 8001fc8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001fcc:	20002948 	.word	0x20002948

08001fd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fd0:	e7fe      	b.n	8001fd0 <ADC1_2_IRQHandler>
	...

08001fd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fde:	4b0c      	ldr	r3, [pc, #48]	; (8002010 <HAL_Init+0x3c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a0b      	ldr	r2, [pc, #44]	; (8002010 <HAL_Init+0x3c>)
 8001fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fea:	2003      	movs	r0, #3
 8001fec:	f001 fa85 	bl	80034fa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ff0:	200f      	movs	r0, #15
 8001ff2:	f7ff ff05 	bl	8001e00 <HAL_InitTick>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d002      	beq.n	8002002 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	71fb      	strb	r3, [r7, #7]
 8002000:	e001      	b.n	8002006 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002002:	f7ff fda1 	bl	8001b48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002006:	79fb      	ldrb	r3, [r7, #7]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40022000 	.word	0x40022000

08002014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002018:	4b06      	ldr	r3, [pc, #24]	; (8002034 <HAL_IncTick+0x20>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_IncTick+0x24>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4413      	add	r3, r2
 8002024:	4a04      	ldr	r2, [pc, #16]	; (8002038 <HAL_IncTick+0x24>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	20000008 	.word	0x20000008
 8002038:	20000c70 	.word	0x20000c70

0800203c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b03      	ldr	r3, [pc, #12]	; (8002050 <HAL_GetTick+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000c70 	.word	0x20000c70

08002054 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	431a      	orrs	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	609a      	str	r2, [r3, #8]
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	609a      	str	r2, [r3, #8]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3360      	adds	r3, #96	; 0x60
 80020ce:	461a      	mov	r2, r3
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <LL_ADC_SetOffset+0x44>)
 80020de:	4013      	ands	r3, r2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	4313      	orrs	r3, r2
 80020ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020f4:	bf00      	nop
 80020f6:	371c      	adds	r7, #28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	03fff000 	.word	0x03fff000

08002104 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3360      	adds	r3, #96	; 0x60
 8002112:	461a      	mov	r2, r3
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	3360      	adds	r3, #96	; 0x60
 8002140:	461a      	mov	r2, r3
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	431a      	orrs	r2, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800218c:	b480      	push	{r7}
 800218e:	b087      	sub	sp, #28
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	3330      	adds	r3, #48	; 0x30
 800219c:	461a      	mov	r2, r3
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	0a1b      	lsrs	r3, r3, #8
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	f003 030c 	and.w	r3, r3, #12
 80021a8:	4413      	add	r3, r2
 80021aa:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	211f      	movs	r1, #31
 80021b8:	fa01 f303 	lsl.w	r3, r1, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	401a      	ands	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	0e9b      	lsrs	r3, r3, #26
 80021c4:	f003 011f 	and.w	r1, r3, #31
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f003 031f 	and.w	r3, r3, #31
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	431a      	orrs	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021d8:	bf00      	nop
 80021da:	371c      	adds	r7, #28
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3314      	adds	r3, #20
 80021f4:	461a      	mov	r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	0e5b      	lsrs	r3, r3, #25
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	4413      	add	r3, r2
 8002202:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	0d1b      	lsrs	r3, r3, #20
 800220c:	f003 031f 	and.w	r3, r3, #31
 8002210:	2107      	movs	r1, #7
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	401a      	ands	r2, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	0d1b      	lsrs	r3, r3, #20
 800221e:	f003 031f 	and.w	r3, r3, #31
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	431a      	orrs	r2, r3
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800222e:	bf00      	nop
 8002230:	371c      	adds	r7, #28
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002254:	43db      	mvns	r3, r3
 8002256:	401a      	ands	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0318 	and.w	r3, r3, #24
 800225e:	4908      	ldr	r1, [pc, #32]	; (8002280 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002260:	40d9      	lsrs	r1, r3
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	400b      	ands	r3, r1
 8002266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800226a:	431a      	orrs	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	0007ffff 	.word	0x0007ffff

08002284 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002294:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6093      	str	r3, [r2, #8]
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022bc:	d101      	bne.n	80022c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002308:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800230c:	d101      	bne.n	8002312 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002330:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002334:	f043 0201 	orr.w	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <LL_ADC_IsEnabled+0x18>
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <LL_ADC_IsEnabled+0x1a>
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b04      	cmp	r3, #4
 8002380:	d101      	bne.n	8002386 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f003 0308 	and.w	r3, r3, #8
 80023a4:	2b08      	cmp	r3, #8
 80023a6:	d101      	bne.n	80023ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023a8:	2301      	movs	r3, #1
 80023aa:	e000      	b.n	80023ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
	...

080023bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b089      	sub	sp, #36	; 0x24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e130      	b.n	8002638 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d109      	bne.n	80023f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff fbd7 	bl	8001b98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff53 	bl	80022a8 <LL_ADC_IsDeepPowerDownEnabled>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff39 	bl	8002284 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff ff6e 	bl	80022f8 <LL_ADC_IsInternalRegulatorEnabled>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d115      	bne.n	800244e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff52 	bl	80022d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800242c:	4b84      	ldr	r3, [pc, #528]	; (8002640 <HAL_ADC_Init+0x284>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	099b      	lsrs	r3, r3, #6
 8002432:	4a84      	ldr	r2, [pc, #528]	; (8002644 <HAL_ADC_Init+0x288>)
 8002434:	fba2 2303 	umull	r2, r3, r2, r3
 8002438:	099b      	lsrs	r3, r3, #6
 800243a:	3301      	adds	r3, #1
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002440:	e002      	b.n	8002448 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	3b01      	subs	r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ff50 	bl	80022f8 <LL_ADC_IsInternalRegulatorEnabled>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10d      	bne.n	800247a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002462:	f043 0210 	orr.w	r2, r3, #16
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246e:	f043 0201 	orr.w	r2, r3, #1
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff ff75 	bl	800236e <LL_ADC_REG_IsConversionOngoing>
 8002484:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248a:	f003 0310 	and.w	r3, r3, #16
 800248e:	2b00      	cmp	r3, #0
 8002490:	f040 80c9 	bne.w	8002626 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	2b00      	cmp	r3, #0
 8002498:	f040 80c5 	bne.w	8002626 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024a4:	f043 0202 	orr.w	r2, r3, #2
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff49 	bl	8002348 <LL_ADC_IsEnabled>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d115      	bne.n	80024e8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024bc:	4862      	ldr	r0, [pc, #392]	; (8002648 <HAL_ADC_Init+0x28c>)
 80024be:	f7ff ff43 	bl	8002348 <LL_ADC_IsEnabled>
 80024c2:	4604      	mov	r4, r0
 80024c4:	4861      	ldr	r0, [pc, #388]	; (800264c <HAL_ADC_Init+0x290>)
 80024c6:	f7ff ff3f 	bl	8002348 <LL_ADC_IsEnabled>
 80024ca:	4603      	mov	r3, r0
 80024cc:	431c      	orrs	r4, r3
 80024ce:	4860      	ldr	r0, [pc, #384]	; (8002650 <HAL_ADC_Init+0x294>)
 80024d0:	f7ff ff3a 	bl	8002348 <LL_ADC_IsEnabled>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4323      	orrs	r3, r4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d105      	bne.n	80024e8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	4619      	mov	r1, r3
 80024e2:	485c      	ldr	r0, [pc, #368]	; (8002654 <HAL_ADC_Init+0x298>)
 80024e4:	f7ff fdb6 	bl	8002054 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	7e5b      	ldrb	r3, [r3, #25]
 80024ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002506:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002508:	4313      	orrs	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d106      	bne.n	8002524 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	3b01      	subs	r3, #1
 800251c:	045b      	lsls	r3, r3, #17
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002528:	2b00      	cmp	r3, #0
 800252a:	d009      	beq.n	8002540 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002538:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	4b44      	ldr	r3, [pc, #272]	; (8002658 <HAL_ADC_Init+0x29c>)
 8002548:	4013      	ands	r3, r2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	69b9      	ldr	r1, [r7, #24]
 8002550:	430b      	orrs	r3, r1
 8002552:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ff1b 	bl	8002394 <LL_ADC_INJ_IsConversionOngoing>
 800255e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d13d      	bne.n	80025e2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d13a      	bne.n	80025e2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002570:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002578:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002588:	f023 0302 	bic.w	r3, r3, #2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	69b9      	ldr	r1, [r7, #24]
 8002592:	430b      	orrs	r3, r1
 8002594:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800259c:	2b01      	cmp	r3, #1
 800259e:	d118      	bne.n	80025d2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025aa:	f023 0304 	bic.w	r3, r3, #4
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025b6:	4311      	orrs	r1, r2
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025bc:	4311      	orrs	r1, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025c2:	430a      	orrs	r2, r1
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 0201 	orr.w	r2, r2, #1
 80025ce:	611a      	str	r2, [r3, #16]
 80025d0:	e007      	b.n	80025e2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	691a      	ldr	r2, [r3, #16]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0201 	bic.w	r2, r2, #1
 80025e0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d10c      	bne.n	8002604 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	f023 010f 	bic.w	r1, r3, #15
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
 8002602:	e007      	b.n	8002614 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 020f 	bic.w	r2, r2, #15
 8002612:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002618:	f023 0303 	bic.w	r3, r3, #3
 800261c:	f043 0201 	orr.w	r2, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	655a      	str	r2, [r3, #84]	; 0x54
 8002624:	e007      	b.n	8002636 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800262a:	f043 0210 	orr.w	r2, r3, #16
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002636:	7ffb      	ldrb	r3, [r7, #31]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3724      	adds	r7, #36	; 0x24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd90      	pop	{r4, r7, pc}
 8002640:	20000000 	.word	0x20000000
 8002644:	053e2d63 	.word	0x053e2d63
 8002648:	50040000 	.word	0x50040000
 800264c:	50040100 	.word	0x50040100
 8002650:	50040200 	.word	0x50040200
 8002654:	50040300 	.word	0x50040300
 8002658:	fff0c007 	.word	0xfff0c007

0800265c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b0b6      	sub	sp, #216	; 0xd8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x22>
 800268e:	2302      	movs	r3, #2
 8002690:	e3c9      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x7b6>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fe65 	bl	800236e <LL_ADC_REG_IsConversionOngoing>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 83aa 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d824      	bhi.n	8002706 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	3b02      	subs	r3, #2
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d81b      	bhi.n	80026fe <HAL_ADC_ConfigChannel+0x8e>
 80026c6:	a201      	add	r2, pc, #4	; (adr r2, 80026cc <HAL_ADC_ConfigChannel+0x5c>)
 80026c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026cc:	080026dd 	.word	0x080026dd
 80026d0:	080026e5 	.word	0x080026e5
 80026d4:	080026ed 	.word	0x080026ed
 80026d8:	080026f5 	.word	0x080026f5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80026dc:	230c      	movs	r3, #12
 80026de:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80026e2:	e010      	b.n	8002706 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80026e4:	2312      	movs	r3, #18
 80026e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80026ea:	e00c      	b.n	8002706 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80026ec:	2318      	movs	r3, #24
 80026ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80026f2:	e008      	b.n	8002706 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80026f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80026fc:	e003      	b.n	8002706 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80026fe:	2306      	movs	r3, #6
 8002700:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002704:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002714:	f7ff fd3a 	bl	800218c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff fe26 	bl	800236e <LL_ADC_REG_IsConversionOngoing>
 8002722:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fe32 	bl	8002394 <LL_ADC_INJ_IsConversionOngoing>
 8002730:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002734:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002738:	2b00      	cmp	r3, #0
 800273a:	f040 81a4 	bne.w	8002a86 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800273e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002742:	2b00      	cmp	r3, #0
 8002744:	f040 819f 	bne.w	8002a86 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6819      	ldr	r1, [r3, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	461a      	mov	r2, r3
 8002756:	f7ff fd45 	bl	80021e4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695a      	ldr	r2, [r3, #20]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	08db      	lsrs	r3, r3, #3
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	2b04      	cmp	r3, #4
 800277a:	d00a      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6818      	ldr	r0, [r3, #0]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	6919      	ldr	r1, [r3, #16]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800278c:	f7ff fc96 	bl	80020bc <LL_ADC_SetOffset>
 8002790:	e179      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fcb3 	bl	8002104 <LL_ADC_GetOffsetChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10a      	bne.n	80027be <HAL_ADC_ConfigChannel+0x14e>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fca8 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80027b4:	4603      	mov	r3, r0
 80027b6:	0e9b      	lsrs	r3, r3, #26
 80027b8:	f003 021f 	and.w	r2, r3, #31
 80027bc:	e01e      	b.n	80027fc <HAL_ADC_ConfigChannel+0x18c>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2100      	movs	r1, #0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fc9d 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80027e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80027ec:	2320      	movs	r3, #32
 80027ee:	e004      	b.n	80027fa <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80027f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x1a4>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0e9b      	lsrs	r3, r3, #26
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	e018      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1d6>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002828:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800282c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002830:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002838:	2320      	movs	r3, #32
 800283a:	e004      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800283c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002840:	fab3 f383 	clz	r3, r3
 8002844:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002846:	429a      	cmp	r2, r3
 8002848:	d106      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fc6c 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2101      	movs	r1, #1
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fc50 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002864:	4603      	mov	r3, r0
 8002866:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10a      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x214>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2101      	movs	r1, #1
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fc45 	bl	8002104 <LL_ADC_GetOffsetChannel>
 800287a:	4603      	mov	r3, r0
 800287c:	0e9b      	lsrs	r3, r3, #26
 800287e:	f003 021f 	and.w	r2, r3, #31
 8002882:	e01e      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x252>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2101      	movs	r1, #1
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fc3a 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002890:	4603      	mov	r3, r0
 8002892:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80028a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80028aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e004      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80028b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d105      	bne.n	80028da <HAL_ADC_ConfigChannel+0x26a>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	0e9b      	lsrs	r3, r3, #26
 80028d4:	f003 031f 	and.w	r3, r3, #31
 80028d8:	e018      	b.n	800290c <HAL_ADC_ConfigChannel+0x29c>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80028e6:	fa93 f3a3 	rbit	r3, r3
 80028ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80028ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80028f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80028fe:	2320      	movs	r3, #32
 8002900:	e004      	b.n	800290c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002902:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800290c:	429a      	cmp	r2, r3
 800290e:	d106      	bne.n	800291e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2200      	movs	r2, #0
 8002916:	2101      	movs	r1, #1
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fc09 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2102      	movs	r1, #2
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fbed 	bl	8002104 <LL_ADC_GetOffsetChannel>
 800292a:	4603      	mov	r3, r0
 800292c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10a      	bne.n	800294a <HAL_ADC_ConfigChannel+0x2da>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2102      	movs	r1, #2
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fbe2 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	0e9b      	lsrs	r3, r3, #26
 8002944:	f003 021f 	and.w	r2, r3, #31
 8002948:	e01e      	b.n	8002988 <HAL_ADC_ConfigChannel+0x318>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fbd7 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002956:	4603      	mov	r3, r0
 8002958:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002968:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800296c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002970:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002978:	2320      	movs	r3, #32
 800297a:	e004      	b.n	8002986 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800297c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002990:	2b00      	cmp	r3, #0
 8002992:	d105      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x330>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	0e9b      	lsrs	r3, r3, #26
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	e014      	b.n	80029ca <HAL_ADC_ConfigChannel+0x35a>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029a8:	fa93 f3a3 	rbit	r3, r3
 80029ac:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80029ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80029b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80029b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80029bc:	2320      	movs	r3, #32
 80029be:	e004      	b.n	80029ca <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80029c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d106      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2200      	movs	r2, #0
 80029d4:	2102      	movs	r1, #2
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff fbaa 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2103      	movs	r1, #3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff fb8e 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80029e8:	4603      	mov	r3, r0
 80029ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10a      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x398>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2103      	movs	r1, #3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff fb83 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80029fe:	4603      	mov	r3, r0
 8002a00:	0e9b      	lsrs	r3, r3, #26
 8002a02:	f003 021f 	and.w	r2, r3, #31
 8002a06:	e017      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x3c8>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2103      	movs	r1, #3
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fb78 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002a14:	4603      	mov	r3, r0
 8002a16:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a22:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002a24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002a2a:	2320      	movs	r3, #32
 8002a2c:	e003      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d105      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x3e0>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	0e9b      	lsrs	r3, r3, #26
 8002a4a:	f003 031f 	and.w	r3, r3, #31
 8002a4e:	e011      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x404>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a58:	fa93 f3a3 	rbit	r3, r3
 8002a5c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002a5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a60:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002a62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002a68:	2320      	movs	r3, #32
 8002a6a:	e003      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002a6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d106      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2103      	movs	r1, #3
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fb55 	bl	8002130 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fc5c 	bl	8002348 <LL_ADC_IsEnabled>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f040 8140 	bne.w	8002d18 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6819      	ldr	r1, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f7ff fbc9 	bl	800223c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	4a8f      	ldr	r2, [pc, #572]	; (8002cec <HAL_ADC_ConfigChannel+0x67c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	f040 8131 	bne.w	8002d18 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10b      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x46e>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0e9b      	lsrs	r3, r3, #26
 8002acc:	3301      	adds	r3, #1
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	2b09      	cmp	r3, #9
 8002ad4:	bf94      	ite	ls
 8002ad6:	2301      	movls	r3, #1
 8002ad8:	2300      	movhi	r3, #0
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	e019      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x4a2>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002aec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002aee:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002af0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002af6:	2320      	movs	r3, #32
 8002af8:	e003      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002afa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	3301      	adds	r3, #1
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	2b09      	cmp	r3, #9
 8002b0a:	bf94      	ite	ls
 8002b0c:	2301      	movls	r3, #1
 8002b0e:	2300      	movhi	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d079      	beq.n	8002c0a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d107      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x4c2>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	0e9b      	lsrs	r3, r3, #26
 8002b28:	3301      	adds	r3, #1
 8002b2a:	069b      	lsls	r3, r3, #26
 8002b2c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b30:	e015      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x4ee>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b3a:	fa93 f3a3 	rbit	r3, r3
 8002b3e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b42:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002b44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002b4a:	2320      	movs	r3, #32
 8002b4c:	e003      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002b4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b50:	fab3 f383 	clz	r3, r3
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	3301      	adds	r3, #1
 8002b58:	069b      	lsls	r3, r3, #26
 8002b5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d109      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x50e>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	0e9b      	lsrs	r3, r3, #26
 8002b70:	3301      	adds	r3, #1
 8002b72:	f003 031f 	and.w	r3, r3, #31
 8002b76:	2101      	movs	r1, #1
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	e017      	b.n	8002bae <HAL_ADC_ConfigChannel+0x53e>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b86:	fa93 f3a3 	rbit	r3, r3
 8002b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b8e:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002b96:	2320      	movs	r3, #32
 8002b98:	e003      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b9c:	fab3 f383 	clz	r3, r3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	2101      	movs	r1, #1
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	ea42 0103 	orr.w	r1, r2, r3
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10a      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x564>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	0e9b      	lsrs	r3, r3, #26
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	f003 021f 	and.w	r2, r3, #31
 8002bca:	4613      	mov	r3, r2
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	4413      	add	r3, r2
 8002bd0:	051b      	lsls	r3, r3, #20
 8002bd2:	e018      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x596>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002bec:	2320      	movs	r3, #32
 8002bee:	e003      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf2:	fab3 f383 	clz	r3, r3
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f003 021f 	and.w	r2, r3, #31
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c06:	430b      	orrs	r3, r1
 8002c08:	e081      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d107      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x5b6>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	0e9b      	lsrs	r3, r3, #26
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	069b      	lsls	r3, r3, #26
 8002c20:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c24:	e015      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x5e2>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2e:	fa93 f3a3 	rbit	r3, r3
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002c3e:	2320      	movs	r3, #32
 8002c40:	e003      	b.n	8002c4a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c44:	fab3 f383 	clz	r3, r3
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	069b      	lsls	r3, r3, #26
 8002c4e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d109      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x602>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	0e9b      	lsrs	r3, r3, #26
 8002c64:	3301      	adds	r3, #1
 8002c66:	f003 031f 	and.w	r3, r3, #31
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c70:	e017      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x632>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	fa93 f3a3 	rbit	r3, r3
 8002c7e:	61bb      	str	r3, [r7, #24]
  return result;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002c84:	6a3b      	ldr	r3, [r7, #32]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002c8a:	2320      	movs	r3, #32
 8002c8c:	e003      	b.n	8002c96 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002c8e:	6a3b      	ldr	r3, [r7, #32]
 8002c90:	fab3 f383 	clz	r3, r3
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	3301      	adds	r3, #1
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca2:	ea42 0103 	orr.w	r1, r2, r3
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10d      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x65e>
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	0e9b      	lsrs	r3, r3, #26
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f003 021f 	and.w	r2, r3, #31
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3b1e      	subs	r3, #30
 8002cc6:	051b      	lsls	r3, r3, #20
 8002cc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ccc:	e01e      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x69c>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	fa93 f3a3 	rbit	r3, r3
 8002cda:	60fb      	str	r3, [r7, #12]
  return result;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	e006      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x688>
 8002cea:	bf00      	nop
 8002cec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	f003 021f 	and.w	r2, r3, #31
 8002cfe:	4613      	mov	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4413      	add	r3, r2
 8002d04:	3b1e      	subs	r3, #30
 8002d06:	051b      	lsls	r3, r3, #20
 8002d08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d0c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d12:	4619      	mov	r1, r3
 8002d14:	f7ff fa66 	bl	80021e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	4b44      	ldr	r3, [pc, #272]	; (8002e30 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d07a      	beq.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d24:	4843      	ldr	r0, [pc, #268]	; (8002e34 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d26:	f7ff f9bb 	bl	80020a0 <LL_ADC_GetCommonPathInternalCh>
 8002d2a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a41      	ldr	r2, [pc, #260]	; (8002e38 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d12c      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d126      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a3c      	ldr	r2, [pc, #240]	; (8002e3c <HAL_ADC_ConfigChannel+0x7cc>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d004      	beq.n	8002d58 <HAL_ADC_ConfigChannel+0x6e8>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a3b      	ldr	r2, [pc, #236]	; (8002e40 <HAL_ADC_ConfigChannel+0x7d0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d15d      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d60:	4619      	mov	r1, r3
 8002d62:	4834      	ldr	r0, [pc, #208]	; (8002e34 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d64:	f7ff f989 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d68:	4b36      	ldr	r3, [pc, #216]	; (8002e44 <HAL_ADC_ConfigChannel+0x7d4>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	099b      	lsrs	r3, r3, #6
 8002d6e:	4a36      	ldr	r2, [pc, #216]	; (8002e48 <HAL_ADC_ConfigChannel+0x7d8>)
 8002d70:	fba2 2303 	umull	r2, r3, r2, r3
 8002d74:	099b      	lsrs	r3, r3, #6
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	4613      	mov	r3, r2
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4413      	add	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d82:	e002      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1f9      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d90:	e040      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a2d      	ldr	r2, [pc, #180]	; (8002e4c <HAL_ADC_ConfigChannel+0x7dc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d118      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002da0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d112      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a23      	ldr	r2, [pc, #140]	; (8002e3c <HAL_ADC_ConfigChannel+0x7cc>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d004      	beq.n	8002dbc <HAL_ADC_ConfigChannel+0x74c>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a22      	ldr	r2, [pc, #136]	; (8002e40 <HAL_ADC_ConfigChannel+0x7d0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d12d      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dbc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002dc0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	481b      	ldr	r0, [pc, #108]	; (8002e34 <HAL_ADC_ConfigChannel+0x7c4>)
 8002dc8:	f7ff f957 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dcc:	e024      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a1f      	ldr	r2, [pc, #124]	; (8002e50 <HAL_ADC_ConfigChannel+0x7e0>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d120      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ddc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d11a      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <HAL_ADC_ConfigChannel+0x7cc>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d115      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002df2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002df6:	4619      	mov	r1, r3
 8002df8:	480e      	ldr	r0, [pc, #56]	; (8002e34 <HAL_ADC_ConfigChannel+0x7c4>)
 8002dfa:	f7ff f93e 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
 8002dfe:	e00c      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e04:	f043 0220 	orr.w	r2, r3, #32
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002e12:	e002      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e14:	bf00      	nop
 8002e16:	e000      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e18:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e22:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	37d8      	adds	r7, #216	; 0xd8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	80080000 	.word	0x80080000
 8002e34:	50040300 	.word	0x50040300
 8002e38:	c7520000 	.word	0xc7520000
 8002e3c:	50040000 	.word	0x50040000
 8002e40:	50040200 	.word	0x50040200
 8002e44:	20000000 	.word	0x20000000
 8002e48:	053e2d63 	.word	0x053e2d63
 8002e4c:	cb840000 	.word	0xcb840000
 8002e50:	80000001 	.word	0x80000001

08002e54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff fa6f 	bl	8002348 <LL_ADC_IsEnabled>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d169      	bne.n	8002f44 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	4b36      	ldr	r3, [pc, #216]	; (8002f50 <ADC_Enable+0xfc>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00d      	beq.n	8002e9a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e82:	f043 0210 	orr.w	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8e:	f043 0201 	orr.w	r2, r3, #1
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e055      	b.n	8002f46 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fa3e 	bl	8002320 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ea4:	482b      	ldr	r0, [pc, #172]	; (8002f54 <ADC_Enable+0x100>)
 8002ea6:	f7ff f8fb 	bl	80020a0 <LL_ADC_GetCommonPathInternalCh>
 8002eaa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002eac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d013      	beq.n	8002edc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eb4:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <ADC_Enable+0x104>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	099b      	lsrs	r3, r3, #6
 8002eba:	4a28      	ldr	r2, [pc, #160]	; (8002f5c <ADC_Enable+0x108>)
 8002ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec0:	099b      	lsrs	r3, r3, #6
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ece:	e002      	b.n	8002ed6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1f9      	bne.n	8002ed0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002edc:	f7ff f8ae 	bl	800203c <HAL_GetTick>
 8002ee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ee2:	e028      	b.n	8002f36 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fa2d 	bl	8002348 <LL_ADC_IsEnabled>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d104      	bne.n	8002efe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff fa11 	bl	8002320 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002efe:	f7ff f89d 	bl	800203c <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d914      	bls.n	8002f36 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d00d      	beq.n	8002f36 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1e:	f043 0210 	orr.w	r2, r3, #16
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2a:	f043 0201 	orr.w	r2, r3, #1
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e007      	b.n	8002f46 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d1cf      	bne.n	8002ee4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	8000003f 	.word	0x8000003f
 8002f54:	50040300 	.word	0x50040300
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	053e2d63 	.word	0x053e2d63

08002f60 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f72:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d14b      	bne.n	8003012 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d021      	beq.n	8002fd8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff f8e4 	bl	8002166 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d032      	beq.n	800300a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d12b      	bne.n	800300a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d11f      	bne.n	800300a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fce:	f043 0201 	orr.w	r2, r3, #1
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	655a      	str	r2, [r3, #84]	; 0x54
 8002fd6:	e018      	b.n	800300a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d111      	bne.n	800300a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d105      	bne.n	800300a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003002:	f043 0201 	orr.w	r2, r3, #1
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f7fe fb22 	bl	8001654 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003010:	e00e      	b.n	8003030 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003016:	f003 0310 	and.w	r3, r3, #16
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f7ff fb1c 	bl	800265c <HAL_ADC_ErrorCallback>
}
 8003024:	e004      	b.n	8003030 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	4798      	blx	r3
}
 8003030:	bf00      	nop
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003044:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f7fe fae0 	bl	800160c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003060:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003066:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003072:	f043 0204 	orr.w	r2, r3, #4
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f7ff faee 	bl	800265c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003080:	bf00      	nop
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <LL_ADC_IsEnabled>:
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <LL_ADC_IsEnabled+0x18>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <LL_ADC_IsEnabled+0x1a>
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <LL_ADC_REG_StartConversion>:
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030c2:	f043 0204 	orr.w	r2, r3, #4
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	609a      	str	r2, [r3, #8]
}
 80030ca:	bf00      	nop
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 0304 	and.w	r3, r3, #4
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d101      	bne.n	80030ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b0a0      	sub	sp, #128	; 0x80
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ffe2 	bl	80030d6 <LL_ADC_REG_IsConversionOngoing>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 8003118:	2302      	movs	r3, #2
 800311a:	e080      	b.n	800321e <HAL_ADCEx_MultiModeStart_DMA+0x122>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8003126:	2302      	movs	r3, #2
 8003128:	e079      	b.n	800321e <HAL_ADCEx_MultiModeStart_DMA+0x122>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Temporary handle minimum initialization */
    __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003132:	2300      	movs	r3, #0
 8003134:	66bb      	str	r3, [r7, #104]	; 0x68
    ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003136:	2300      	movs	r3, #0
 8003138:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a3a      	ldr	r2, [pc, #232]	; (8003228 <HAL_ADCEx_MultiModeStart_DMA+0x12c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d102      	bne.n	800314a <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 8003144:	4b39      	ldr	r3, [pc, #228]	; (800322c <HAL_ADCEx_MultiModeStart_DMA+0x130>)
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e001      	b.n	800314e <HAL_ADCEx_MultiModeStart_DMA+0x52>
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]

    if (tmp_hadc_slave.Instance == NULL)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10b      	bne.n	800316c <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003158:	f043 0220 	orr.w	r2, r3, #32
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e058      	b.n	800321e <HAL_ADCEx_MultiModeStart_DMA+0x122>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f7ff fe71 	bl	8002e54 <ADC_Enable>
 8003172:	4603      	mov	r3, r0
 8003174:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    if (tmp_hal_status == HAL_OK)
 8003178:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800317c:	2b00      	cmp	r3, #0
 800317e:	d107      	bne.n	8003190 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
 8003180:	f107 0314 	add.w	r3, r7, #20
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff fe65 	bl	8002e54 <ADC_Enable>
 800318a:	4603      	mov	r3, r0
 800318c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 8003190:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003194:	2b00      	cmp	r3, #0
 8003196:	d13c      	bne.n	8003212 <HAL_ADCEx_MultiModeStart_DMA+0x116>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	655a      	str	r2, [r3, #84]	; 0x54
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031b6:	4a1e      	ldr	r2, [pc, #120]	; (8003230 <HAL_ADCEx_MultiModeStart_DMA+0x134>)
 80031b8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031be:	4a1d      	ldr	r2, [pc, #116]	; (8003234 <HAL_ADCEx_MultiModeStart_DMA+0x138>)
 80031c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	4a1c      	ldr	r2, [pc, #112]	; (8003238 <HAL_ADCEx_MultiModeStart_DMA+0x13c>)
 80031c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80031ca:	4b1c      	ldr	r3, [pc, #112]	; (800323c <HAL_ADCEx_MultiModeStart_DMA+0x140>)
 80031cc:	67bb      	str	r3, [r7, #120]	; 0x78
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	221c      	movs	r2, #28
 80031d4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0210 	orr.w	r2, r2, #16
 80031ec:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80031f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031f4:	330c      	adds	r3, #12
 80031f6:	4619      	mov	r1, r3
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f000 fa6a 	bl	80036d4 <HAL_DMA_Start_IT>
 8003200:	4603      	mov	r3, r0
 8003202:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff ff4f 	bl	80030ae <LL_ADC_REG_StartConversion>
 8003210:	e003      	b.n	800321a <HAL_ADCEx_MultiModeStart_DMA+0x11e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }

    /* Return function status */
    return tmp_hal_status;
 800321a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  }
}
 800321e:	4618      	mov	r0, r3
 8003220:	3780      	adds	r7, #128	; 0x80
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	50040000 	.word	0x50040000
 800322c:	50040100 	.word	0x50040100
 8003230:	08002f61 	.word	0x08002f61
 8003234:	08003039 	.word	0x08003039
 8003238:	08003055 	.word	0x08003055
 800323c:	50040300 	.word	0x50040300

08003240 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b09f      	sub	sp, #124	; 0x7c
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800325a:	2302      	movs	r3, #2
 800325c:	e093      	b.n	8003386 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003266:	2300      	movs	r3, #0
 8003268:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800326a:	2300      	movs	r3, #0
 800326c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a47      	ldr	r2, [pc, #284]	; (8003390 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d102      	bne.n	800327e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003278:	4b46      	ldr	r3, [pc, #280]	; (8003394 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800327a:	60bb      	str	r3, [r7, #8]
 800327c:	e001      	b.n	8003282 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800327e:	2300      	movs	r3, #0
 8003280:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10b      	bne.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328c:	f043 0220 	orr.w	r2, r3, #32
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e072      	b.n	8003386 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff ff17 	bl	80030d6 <LL_ADC_REG_IsConversionOngoing>
 80032a8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7ff ff11 	bl	80030d6 <LL_ADC_REG_IsConversionOngoing>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d154      	bne.n	8003364 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80032ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d151      	bne.n	8003364 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80032c0:	4b35      	ldr	r3, [pc, #212]	; (8003398 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80032c2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d02c      	beq.n	8003326 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	6859      	ldr	r1, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032de:	035b      	lsls	r3, r3, #13
 80032e0:	430b      	orrs	r3, r1
 80032e2:	431a      	orrs	r2, r3
 80032e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032e8:	4829      	ldr	r0, [pc, #164]	; (8003390 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80032ea:	f7ff fecd 	bl	8003088 <LL_ADC_IsEnabled>
 80032ee:	4604      	mov	r4, r0
 80032f0:	4828      	ldr	r0, [pc, #160]	; (8003394 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032f2:	f7ff fec9 	bl	8003088 <LL_ADC_IsEnabled>
 80032f6:	4603      	mov	r3, r0
 80032f8:	431c      	orrs	r4, r3
 80032fa:	4828      	ldr	r0, [pc, #160]	; (800339c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80032fc:	f7ff fec4 	bl	8003088 <LL_ADC_IsEnabled>
 8003300:	4603      	mov	r3, r0
 8003302:	4323      	orrs	r3, r4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d137      	bne.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003308:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003310:	f023 030f 	bic.w	r3, r3, #15
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	6811      	ldr	r1, [r2, #0]
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	6892      	ldr	r2, [r2, #8]
 800331c:	430a      	orrs	r2, r1
 800331e:	431a      	orrs	r2, r3
 8003320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003322:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003324:	e028      	b.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003330:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003332:	4817      	ldr	r0, [pc, #92]	; (8003390 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003334:	f7ff fea8 	bl	8003088 <LL_ADC_IsEnabled>
 8003338:	4604      	mov	r4, r0
 800333a:	4816      	ldr	r0, [pc, #88]	; (8003394 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800333c:	f7ff fea4 	bl	8003088 <LL_ADC_IsEnabled>
 8003340:	4603      	mov	r3, r0
 8003342:	431c      	orrs	r4, r3
 8003344:	4815      	ldr	r0, [pc, #84]	; (800339c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003346:	f7ff fe9f 	bl	8003088 <LL_ADC_IsEnabled>
 800334a:	4603      	mov	r3, r0
 800334c:	4323      	orrs	r3, r4
 800334e:	2b00      	cmp	r3, #0
 8003350:	d112      	bne.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800335a:	f023 030f 	bic.w	r3, r3, #15
 800335e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003360:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003362:	e009      	b.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003368:	f043 0220 	orr.w	r2, r3, #32
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003376:	e000      	b.n	800337a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003378:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003382:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003386:	4618      	mov	r0, r3
 8003388:	377c      	adds	r7, #124	; 0x7c
 800338a:	46bd      	mov	sp, r7
 800338c:	bd90      	pop	{r4, r7, pc}
 800338e:	bf00      	nop
 8003390:	50040000 	.word	0x50040000
 8003394:	50040100 	.word	0x50040100
 8003398:	50040300 	.word	0x50040300
 800339c:	50040200 	.word	0x50040200

080033a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b0:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <__NVIC_SetPriorityGrouping+0x44>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033bc:	4013      	ands	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d2:	4a04      	ldr	r2, [pc, #16]	; (80033e4 <__NVIC_SetPriorityGrouping+0x44>)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	60d3      	str	r3, [r2, #12]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ec:	4b04      	ldr	r3, [pc, #16]	; (8003400 <__NVIC_GetPriorityGrouping+0x18>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	0a1b      	lsrs	r3, r3, #8
 80033f2:	f003 0307 	and.w	r3, r3, #7
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	2b00      	cmp	r3, #0
 8003414:	db0b      	blt.n	800342e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	f003 021f 	and.w	r2, r3, #31
 800341c:	4907      	ldr	r1, [pc, #28]	; (800343c <__NVIC_EnableIRQ+0x38>)
 800341e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	2001      	movs	r0, #1
 8003426:	fa00 f202 	lsl.w	r2, r0, r2
 800342a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	e000e100 	.word	0xe000e100

08003440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	6039      	str	r1, [r7, #0]
 800344a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800344c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003450:	2b00      	cmp	r3, #0
 8003452:	db0a      	blt.n	800346a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	490c      	ldr	r1, [pc, #48]	; (800348c <__NVIC_SetPriority+0x4c>)
 800345a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	440b      	add	r3, r1
 8003464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003468:	e00a      	b.n	8003480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4908      	ldr	r1, [pc, #32]	; (8003490 <__NVIC_SetPriority+0x50>)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	3b04      	subs	r3, #4
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	440b      	add	r3, r1
 800347e:	761a      	strb	r2, [r3, #24]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000e100 	.word	0xe000e100
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	; 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f1c3 0307 	rsb	r3, r3, #7
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	bf28      	it	cs
 80034b2:	2304      	movcs	r3, #4
 80034b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	d902      	bls.n	80034c4 <NVIC_EncodePriority+0x30>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3b03      	subs	r3, #3
 80034c2:	e000      	b.n	80034c6 <NVIC_EncodePriority+0x32>
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	f04f 32ff 	mov.w	r2, #4294967295
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43da      	mvns	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	401a      	ands	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43d9      	mvns	r1, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	; 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr

080034fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b082      	sub	sp, #8
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff ff4c 	bl	80033a0 <__NVIC_SetPriorityGrouping>
}
 8003508:	bf00      	nop
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003522:	f7ff ff61 	bl	80033e8 <__NVIC_GetPriorityGrouping>
 8003526:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	6978      	ldr	r0, [r7, #20]
 800352e:	f7ff ffb1 	bl	8003494 <NVIC_EncodePriority>
 8003532:	4602      	mov	r2, r0
 8003534:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003538:	4611      	mov	r1, r2
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff ff80 	bl	8003440 <__NVIC_SetPriority>
}
 8003540:	bf00      	nop
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff ff54 	bl	8003404 <__NVIC_EnableIRQ>
}
 800355c:	bf00      	nop
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e098      	b.n	80036a8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	4b4d      	ldr	r3, [pc, #308]	; (80036b4 <HAL_DMA_Init+0x150>)
 800357e:	429a      	cmp	r2, r3
 8003580:	d80f      	bhi.n	80035a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	4b4b      	ldr	r3, [pc, #300]	; (80036b8 <HAL_DMA_Init+0x154>)
 800358a:	4413      	add	r3, r2
 800358c:	4a4b      	ldr	r2, [pc, #300]	; (80036bc <HAL_DMA_Init+0x158>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	091b      	lsrs	r3, r3, #4
 8003594:	009a      	lsls	r2, r3, #2
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a48      	ldr	r2, [pc, #288]	; (80036c0 <HAL_DMA_Init+0x15c>)
 800359e:	641a      	str	r2, [r3, #64]	; 0x40
 80035a0:	e00e      	b.n	80035c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b46      	ldr	r3, [pc, #280]	; (80036c4 <HAL_DMA_Init+0x160>)
 80035aa:	4413      	add	r3, r2
 80035ac:	4a43      	ldr	r2, [pc, #268]	; (80036bc <HAL_DMA_Init+0x158>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	009a      	lsls	r2, r3, #2
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a42      	ldr	r2, [pc, #264]	; (80036c8 <HAL_DMA_Init+0x164>)
 80035be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80035d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80035e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800361a:	d039      	beq.n	8003690 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003620:	4a27      	ldr	r2, [pc, #156]	; (80036c0 <HAL_DMA_Init+0x15c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d11a      	bne.n	800365c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003626:	4b29      	ldr	r3, [pc, #164]	; (80036cc <HAL_DMA_Init+0x168>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362e:	f003 031c 	and.w	r3, r3, #28
 8003632:	210f      	movs	r1, #15
 8003634:	fa01 f303 	lsl.w	r3, r1, r3
 8003638:	43db      	mvns	r3, r3
 800363a:	4924      	ldr	r1, [pc, #144]	; (80036cc <HAL_DMA_Init+0x168>)
 800363c:	4013      	ands	r3, r2
 800363e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003640:	4b22      	ldr	r3, [pc, #136]	; (80036cc <HAL_DMA_Init+0x168>)
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	f003 031c 	and.w	r3, r3, #28
 8003650:	fa01 f303 	lsl.w	r3, r1, r3
 8003654:	491d      	ldr	r1, [pc, #116]	; (80036cc <HAL_DMA_Init+0x168>)
 8003656:	4313      	orrs	r3, r2
 8003658:	600b      	str	r3, [r1, #0]
 800365a:	e019      	b.n	8003690 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800365c:	4b1c      	ldr	r3, [pc, #112]	; (80036d0 <HAL_DMA_Init+0x16c>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003664:	f003 031c 	and.w	r3, r3, #28
 8003668:	210f      	movs	r1, #15
 800366a:	fa01 f303 	lsl.w	r3, r1, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	4917      	ldr	r1, [pc, #92]	; (80036d0 <HAL_DMA_Init+0x16c>)
 8003672:	4013      	ands	r3, r2
 8003674:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003676:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <HAL_DMA_Init+0x16c>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6859      	ldr	r1, [r3, #4]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003682:	f003 031c 	and.w	r3, r3, #28
 8003686:	fa01 f303 	lsl.w	r3, r1, r3
 800368a:	4911      	ldr	r1, [pc, #68]	; (80036d0 <HAL_DMA_Init+0x16c>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	40020407 	.word	0x40020407
 80036b8:	bffdfff8 	.word	0xbffdfff8
 80036bc:	cccccccd 	.word	0xcccccccd
 80036c0:	40020000 	.word	0x40020000
 80036c4:	bffdfbf8 	.word	0xbffdfbf8
 80036c8:	40020400 	.word	0x40020400
 80036cc:	400200a8 	.word	0x400200a8
 80036d0:	400204a8 	.word	0x400204a8

080036d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_DMA_Start_IT+0x20>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e04b      	b.n	800378c <HAL_DMA_Start_IT+0xb8>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d13a      	bne.n	800377e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0201 	bic.w	r2, r2, #1
 8003724:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f95f 	bl	80039f0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f042 020e 	orr.w	r2, r2, #14
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	e00f      	b.n	800376c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0204 	bic.w	r2, r2, #4
 800375a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 020a 	orr.w	r2, r2, #10
 800376a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e005      	b.n	800378a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003786:	2302      	movs	r3, #2
 8003788:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800378a:	7dfb      	ldrb	r3, [r7, #23]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d008      	beq.n	80037be <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2204      	movs	r2, #4
 80037b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e022      	b.n	8003804 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 020e 	bic.w	r2, r2, #14
 80037cc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0201 	bic.w	r2, r2, #1
 80037dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e2:	f003 021c 	and.w	r2, r3, #28
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	2101      	movs	r1, #1
 80037ec:	fa01 f202 	lsl.w	r2, r1, r2
 80037f0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003802:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d005      	beq.n	8003834 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2204      	movs	r2, #4
 800382c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	73fb      	strb	r3, [r7, #15]
 8003832:	e029      	b.n	8003888 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 020e 	bic.w	r2, r2, #14
 8003842:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003858:	f003 021c 	and.w	r2, r3, #28
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	2101      	movs	r1, #1
 8003862:	fa01 f202 	lsl.w	r2, r1, r2
 8003866:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387c:	2b00      	cmp	r3, #0
 800387e:	d003      	beq.n	8003888 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	4798      	blx	r3
    }
  }
  return status;
 8003888:	7bfb      	ldrb	r3, [r7, #15]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b084      	sub	sp, #16
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ae:	f003 031c 	and.w	r3, r3, #28
 80038b2:	2204      	movs	r2, #4
 80038b4:	409a      	lsls	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	4013      	ands	r3, r2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d026      	beq.n	800390c <HAL_DMA_IRQHandler+0x7a>
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d021      	beq.n	800390c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0320 	and.w	r3, r3, #32
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d107      	bne.n	80038e6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0204 	bic.w	r2, r2, #4
 80038e4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f003 021c 	and.w	r2, r3, #28
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	2104      	movs	r1, #4
 80038f4:	fa01 f202 	lsl.w	r2, r1, r2
 80038f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d071      	beq.n	80039e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800390a:	e06c      	b.n	80039e6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003910:	f003 031c 	and.w	r3, r3, #28
 8003914:	2202      	movs	r2, #2
 8003916:	409a      	lsls	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d02e      	beq.n	800397e <HAL_DMA_IRQHandler+0xec>
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d029      	beq.n	800397e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 020a 	bic.w	r2, r2, #10
 8003946:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003954:	f003 021c 	and.w	r2, r3, #28
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	2102      	movs	r1, #2
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d038      	beq.n	80039e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800397c:	e033      	b.n	80039e6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	f003 031c 	and.w	r3, r3, #28
 8003986:	2208      	movs	r2, #8
 8003988:	409a      	lsls	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4013      	ands	r3, r2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d02a      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x156>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d025      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 020e 	bic.w	r2, r2, #14
 80039aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b0:	f003 021c 	and.w	r2, r3, #28
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b8:	2101      	movs	r1, #1
 80039ba:	fa01 f202 	lsl.w	r2, r1, r2
 80039be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d004      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80039e6:	bf00      	nop
 80039e8:	bf00      	nop
}
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
 80039fc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a02:	f003 021c 	and.w	r2, r3, #28
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b10      	cmp	r3, #16
 8003a20:	d108      	bne.n	8003a34 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a32:	e007      	b.n	8003a44 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	60da      	str	r2, [r3, #12]
}
 8003a44:	bf00      	nop
 8003a46:	3714      	adds	r7, #20
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a5e:	e17f      	b.n	8003d60 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	2101      	movs	r1, #1
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 8171 	beq.w	8003d5a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 0303 	and.w	r3, r3, #3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d005      	beq.n	8003a90 <HAL_GPIO_Init+0x40>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d130      	bne.n	8003af2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	2203      	movs	r2, #3
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	091b      	lsrs	r3, r3, #4
 8003adc:	f003 0201 	and.w	r2, r3, #1
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d118      	bne.n	8003b30 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003b04:	2201      	movs	r2, #1
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4013      	ands	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	08db      	lsrs	r3, r3, #3
 8003b1a:	f003 0201 	and.w	r2, r3, #1
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 0303 	and.w	r3, r3, #3
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d017      	beq.n	8003b6c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	2203      	movs	r2, #3
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	4013      	ands	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 0303 	and.w	r3, r3, #3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d123      	bne.n	8003bc0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	08da      	lsrs	r2, r3, #3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3208      	adds	r2, #8
 8003b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b84:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	220f      	movs	r2, #15
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43db      	mvns	r3, r3
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	691a      	ldr	r2, [r3, #16]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	08da      	lsrs	r2, r3, #3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3208      	adds	r2, #8
 8003bba:	6939      	ldr	r1, [r7, #16]
 8003bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	2203      	movs	r2, #3
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0203 	and.w	r2, r3, #3
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80ac 	beq.w	8003d5a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c02:	4b5f      	ldr	r3, [pc, #380]	; (8003d80 <HAL_GPIO_Init+0x330>)
 8003c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c06:	4a5e      	ldr	r2, [pc, #376]	; (8003d80 <HAL_GPIO_Init+0x330>)
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	6613      	str	r3, [r2, #96]	; 0x60
 8003c0e:	4b5c      	ldr	r3, [pc, #368]	; (8003d80 <HAL_GPIO_Init+0x330>)
 8003c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	60bb      	str	r3, [r7, #8]
 8003c18:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c1a:	4a5a      	ldr	r2, [pc, #360]	; (8003d84 <HAL_GPIO_Init+0x334>)
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	089b      	lsrs	r3, r3, #2
 8003c20:	3302      	adds	r3, #2
 8003c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c26:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	220f      	movs	r2, #15
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43db      	mvns	r3, r3
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c44:	d025      	beq.n	8003c92 <HAL_GPIO_Init+0x242>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a4f      	ldr	r2, [pc, #316]	; (8003d88 <HAL_GPIO_Init+0x338>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d01f      	beq.n	8003c8e <HAL_GPIO_Init+0x23e>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a4e      	ldr	r2, [pc, #312]	; (8003d8c <HAL_GPIO_Init+0x33c>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d019      	beq.n	8003c8a <HAL_GPIO_Init+0x23a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a4d      	ldr	r2, [pc, #308]	; (8003d90 <HAL_GPIO_Init+0x340>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d013      	beq.n	8003c86 <HAL_GPIO_Init+0x236>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a4c      	ldr	r2, [pc, #304]	; (8003d94 <HAL_GPIO_Init+0x344>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d00d      	beq.n	8003c82 <HAL_GPIO_Init+0x232>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a4b      	ldr	r2, [pc, #300]	; (8003d98 <HAL_GPIO_Init+0x348>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d007      	beq.n	8003c7e <HAL_GPIO_Init+0x22e>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a4a      	ldr	r2, [pc, #296]	; (8003d9c <HAL_GPIO_Init+0x34c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d101      	bne.n	8003c7a <HAL_GPIO_Init+0x22a>
 8003c76:	2306      	movs	r3, #6
 8003c78:	e00c      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c7a:	2307      	movs	r3, #7
 8003c7c:	e00a      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c7e:	2305      	movs	r3, #5
 8003c80:	e008      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c82:	2304      	movs	r3, #4
 8003c84:	e006      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c86:	2303      	movs	r3, #3
 8003c88:	e004      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e002      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <HAL_GPIO_Init+0x244>
 8003c92:	2300      	movs	r3, #0
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	f002 0203 	and.w	r2, r2, #3
 8003c9a:	0092      	lsls	r2, r2, #2
 8003c9c:	4093      	lsls	r3, r2
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ca4:	4937      	ldr	r1, [pc, #220]	; (8003d84 <HAL_GPIO_Init+0x334>)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	089b      	lsrs	r3, r3, #2
 8003caa:	3302      	adds	r3, #2
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cb2:	4b3b      	ldr	r3, [pc, #236]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cd6:	4a32      	ldr	r2, [pc, #200]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cdc:	4b30      	ldr	r3, [pc, #192]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d00:	4a27      	ldr	r2, [pc, #156]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d06:	4b26      	ldr	r3, [pc, #152]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	4013      	ands	r3, r2
 8003d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d2a:	4a1d      	ldr	r2, [pc, #116]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d30:	4b1b      	ldr	r3, [pc, #108]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d54:	4a12      	ldr	r2, [pc, #72]	; (8003da0 <HAL_GPIO_Init+0x350>)
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	fa22 f303 	lsr.w	r3, r2, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f47f ae78 	bne.w	8003a60 <HAL_GPIO_Init+0x10>
  }
}
 8003d70:	bf00      	nop
 8003d72:	bf00      	nop
 8003d74:	371c      	adds	r7, #28
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40010000 	.word	0x40010000
 8003d88:	48000400 	.word	0x48000400
 8003d8c:	48000800 	.word	0x48000800
 8003d90:	48000c00 	.word	0x48000c00
 8003d94:	48001000 	.word	0x48001000
 8003d98:	48001400 	.word	0x48001400
 8003d9c:	48001800 	.word	0x48001800
 8003da0:	40010400 	.word	0x40010400

08003da4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003da8:	4b04      	ldr	r3, [pc, #16]	; (8003dbc <HAL_PWREx_GetVoltageRange+0x18>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40007000 	.word	0x40007000

08003dc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dce:	d130      	bne.n	8003e32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dd0:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ddc:	d038      	beq.n	8003e50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dde:	4b20      	ldr	r3, [pc, #128]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003de6:	4a1e      	ldr	r2, [pc, #120]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003de8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003dee:	4b1d      	ldr	r3, [pc, #116]	; (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2232      	movs	r2, #50	; 0x32
 8003df4:	fb02 f303 	mul.w	r3, r2, r3
 8003df8:	4a1b      	ldr	r2, [pc, #108]	; (8003e68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	0c9b      	lsrs	r3, r3, #18
 8003e00:	3301      	adds	r3, #1
 8003e02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e04:	e002      	b.n	8003e0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e0c:	4b14      	ldr	r3, [pc, #80]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e18:	d102      	bne.n	8003e20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1f2      	bne.n	8003e06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e20:	4b0f      	ldr	r3, [pc, #60]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e2c:	d110      	bne.n	8003e50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e00f      	b.n	8003e52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e32:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e3e:	d007      	beq.n	8003e50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e40:	4b07      	ldr	r3, [pc, #28]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e48:	4a05      	ldr	r2, [pc, #20]	; (8003e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40007000 	.word	0x40007000
 8003e64:	20000000 	.word	0x20000000
 8003e68:	431bde83 	.word	0x431bde83

08003e6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b088      	sub	sp, #32
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e3ca      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e7e:	4b97      	ldr	r3, [pc, #604]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
 8003e86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e88:	4b94      	ldr	r3, [pc, #592]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 80e4 	beq.w	8004068 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d007      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x4a>
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	2b0c      	cmp	r3, #12
 8003eaa:	f040 808b 	bne.w	8003fc4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	f040 8087 	bne.w	8003fc4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eb6:	4b89      	ldr	r3, [pc, #548]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d005      	beq.n	8003ece <HAL_RCC_OscConfig+0x62>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e3a2      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1a      	ldr	r2, [r3, #32]
 8003ed2:	4b82      	ldr	r3, [pc, #520]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0308 	and.w	r3, r3, #8
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d004      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x7c>
 8003ede:	4b7f      	ldr	r3, [pc, #508]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ee6:	e005      	b.n	8003ef4 <HAL_RCC_OscConfig+0x88>
 8003ee8:	4b7c      	ldr	r3, [pc, #496]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eee:	091b      	lsrs	r3, r3, #4
 8003ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d223      	bcs.n	8003f40 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fd87 	bl	8004a10 <RCC_SetFlashLatencyFromMSIRange>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e383      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f0c:	4b73      	ldr	r3, [pc, #460]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a72      	ldr	r2, [pc, #456]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f12:	f043 0308 	orr.w	r3, r3, #8
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	4b70      	ldr	r3, [pc, #448]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	496d      	ldr	r1, [pc, #436]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f2a:	4b6c      	ldr	r3, [pc, #432]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	021b      	lsls	r3, r3, #8
 8003f38:	4968      	ldr	r1, [pc, #416]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	604b      	str	r3, [r1, #4]
 8003f3e:	e025      	b.n	8003f8c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f40:	4b66      	ldr	r3, [pc, #408]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a65      	ldr	r2, [pc, #404]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f46:	f043 0308 	orr.w	r3, r3, #8
 8003f4a:	6013      	str	r3, [r2, #0]
 8003f4c:	4b63      	ldr	r3, [pc, #396]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	4960      	ldr	r1, [pc, #384]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f5e:	4b5f      	ldr	r3, [pc, #380]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	021b      	lsls	r3, r3, #8
 8003f6c:	495b      	ldr	r1, [pc, #364]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d109      	bne.n	8003f8c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f000 fd47 	bl	8004a10 <RCC_SetFlashLatencyFromMSIRange>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e343      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f8c:	f000 fc4a 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 8003f90:	4602      	mov	r2, r0
 8003f92:	4b52      	ldr	r3, [pc, #328]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	091b      	lsrs	r3, r3, #4
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	4950      	ldr	r1, [pc, #320]	; (80040e0 <HAL_RCC_OscConfig+0x274>)
 8003f9e:	5ccb      	ldrb	r3, [r1, r3]
 8003fa0:	f003 031f 	and.w	r3, r3, #31
 8003fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa8:	4a4e      	ldr	r2, [pc, #312]	; (80040e4 <HAL_RCC_OscConfig+0x278>)
 8003faa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003fac:	4b4e      	ldr	r3, [pc, #312]	; (80040e8 <HAL_RCC_OscConfig+0x27c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fd ff25 	bl	8001e00 <HAL_InitTick>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d052      	beq.n	8004066 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
 8003fc2:	e327      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d032      	beq.n	8004032 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003fcc:	4b43      	ldr	r3, [pc, #268]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a42      	ldr	r2, [pc, #264]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fd8:	f7fe f830 	bl	800203c <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fe0:	f7fe f82c 	bl	800203c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e310      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ff2:	4b3a      	ldr	r3, [pc, #232]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d0f0      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ffe:	4b37      	ldr	r3, [pc, #220]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a36      	ldr	r2, [pc, #216]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004004:	f043 0308 	orr.w	r3, r3, #8
 8004008:	6013      	str	r3, [r2, #0]
 800400a:	4b34      	ldr	r3, [pc, #208]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	4931      	ldr	r1, [pc, #196]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004018:	4313      	orrs	r3, r2
 800401a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800401c:	4b2f      	ldr	r3, [pc, #188]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	492c      	ldr	r1, [pc, #176]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 800402c:	4313      	orrs	r3, r2
 800402e:	604b      	str	r3, [r1, #4]
 8004030:	e01a      	b.n	8004068 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004032:	4b2a      	ldr	r3, [pc, #168]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a29      	ldr	r2, [pc, #164]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004038:	f023 0301 	bic.w	r3, r3, #1
 800403c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800403e:	f7fd fffd 	bl	800203c <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004046:	f7fd fff9 	bl	800203c <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e2dd      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004058:	4b20      	ldr	r3, [pc, #128]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x1da>
 8004064:	e000      	b.n	8004068 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004066:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d074      	beq.n	800415e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	2b08      	cmp	r3, #8
 8004078:	d005      	beq.n	8004086 <HAL_RCC_OscConfig+0x21a>
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	2b0c      	cmp	r3, #12
 800407e:	d10e      	bne.n	800409e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d10b      	bne.n	800409e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004086:	4b15      	ldr	r3, [pc, #84]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d064      	beq.n	800415c <HAL_RCC_OscConfig+0x2f0>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d160      	bne.n	800415c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e2ba      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a6:	d106      	bne.n	80040b6 <HAL_RCC_OscConfig+0x24a>
 80040a8:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a0b      	ldr	r2, [pc, #44]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b2:	6013      	str	r3, [r2, #0]
 80040b4:	e026      	b.n	8004104 <HAL_RCC_OscConfig+0x298>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040be:	d115      	bne.n	80040ec <HAL_RCC_OscConfig+0x280>
 80040c0:	4b06      	ldr	r3, [pc, #24]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a05      	ldr	r2, [pc, #20]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	4b03      	ldr	r3, [pc, #12]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a02      	ldr	r2, [pc, #8]	; (80040dc <HAL_RCC_OscConfig+0x270>)
 80040d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d6:	6013      	str	r3, [r2, #0]
 80040d8:	e014      	b.n	8004104 <HAL_RCC_OscConfig+0x298>
 80040da:	bf00      	nop
 80040dc:	40021000 	.word	0x40021000
 80040e0:	0800ae78 	.word	0x0800ae78
 80040e4:	20000000 	.word	0x20000000
 80040e8:	20000004 	.word	0x20000004
 80040ec:	4ba0      	ldr	r3, [pc, #640]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a9f      	ldr	r2, [pc, #636]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80040f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	4b9d      	ldr	r3, [pc, #628]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a9c      	ldr	r2, [pc, #624]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80040fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d013      	beq.n	8004134 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fd ff96 	bl	800203c <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004114:	f7fd ff92 	bl	800203c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b64      	cmp	r3, #100	; 0x64
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e276      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004126:	4b92      	ldr	r3, [pc, #584]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0f0      	beq.n	8004114 <HAL_RCC_OscConfig+0x2a8>
 8004132:	e014      	b.n	800415e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004134:	f7fd ff82 	bl	800203c <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800413c:	f7fd ff7e 	bl	800203c <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b64      	cmp	r3, #100	; 0x64
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e262      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800414e:	4b88      	ldr	r3, [pc, #544]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f0      	bne.n	800413c <HAL_RCC_OscConfig+0x2d0>
 800415a:	e000      	b.n	800415e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800415c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d060      	beq.n	800422c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	2b04      	cmp	r3, #4
 800416e:	d005      	beq.n	800417c <HAL_RCC_OscConfig+0x310>
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2b0c      	cmp	r3, #12
 8004174:	d119      	bne.n	80041aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d116      	bne.n	80041aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800417c:	4b7c      	ldr	r3, [pc, #496]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_RCC_OscConfig+0x328>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e23f      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004194:	4b76      	ldr	r3, [pc, #472]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	061b      	lsls	r3, r3, #24
 80041a2:	4973      	ldr	r1, [pc, #460]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041a8:	e040      	b.n	800422c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d023      	beq.n	80041fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b2:	4b6f      	ldr	r3, [pc, #444]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a6e      	ldr	r2, [pc, #440]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041be:	f7fd ff3d 	bl	800203c <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c6:	f7fd ff39 	bl	800203c <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e21d      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041d8:	4b65      	ldr	r3, [pc, #404]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e4:	4b62      	ldr	r3, [pc, #392]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	061b      	lsls	r3, r3, #24
 80041f2:	495f      	ldr	r1, [pc, #380]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	604b      	str	r3, [r1, #4]
 80041f8:	e018      	b.n	800422c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fa:	4b5d      	ldr	r3, [pc, #372]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a5c      	ldr	r2, [pc, #368]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fd ff19 	bl	800203c <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800420e:	f7fd ff15 	bl	800203c <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e1f9      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004220:	4b53      	ldr	r3, [pc, #332]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1f0      	bne.n	800420e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0308 	and.w	r3, r3, #8
 8004234:	2b00      	cmp	r3, #0
 8004236:	d03c      	beq.n	80042b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d01c      	beq.n	800427a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004240:	4b4b      	ldr	r3, [pc, #300]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004246:	4a4a      	ldr	r2, [pc, #296]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004248:	f043 0301 	orr.w	r3, r3, #1
 800424c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004250:	f7fd fef4 	bl	800203c <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004256:	e008      	b.n	800426a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004258:	f7fd fef0 	bl	800203c <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d901      	bls.n	800426a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e1d4      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800426a:	4b41      	ldr	r3, [pc, #260]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800426c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0ef      	beq.n	8004258 <HAL_RCC_OscConfig+0x3ec>
 8004278:	e01b      	b.n	80042b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800427a:	4b3d      	ldr	r3, [pc, #244]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800427c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004280:	4a3b      	ldr	r2, [pc, #236]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004282:	f023 0301 	bic.w	r3, r3, #1
 8004286:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800428a:	f7fd fed7 	bl	800203c <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004292:	f7fd fed3 	bl	800203c <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e1b7      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042a4:	4b32      	ldr	r3, [pc, #200]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80042a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1ef      	bne.n	8004292 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 80a6 	beq.w	800440c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042c0:	2300      	movs	r3, #0
 80042c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042c4:	4b2a      	ldr	r3, [pc, #168]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80042c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10d      	bne.n	80042ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042d0:	4b27      	ldr	r3, [pc, #156]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80042d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d4:	4a26      	ldr	r2, [pc, #152]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80042d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042da:	6593      	str	r3, [r2, #88]	; 0x58
 80042dc:	4b24      	ldr	r3, [pc, #144]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 80042de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e4:	60bb      	str	r3, [r7, #8]
 80042e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e8:	2301      	movs	r3, #1
 80042ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ec:	4b21      	ldr	r3, [pc, #132]	; (8004374 <HAL_RCC_OscConfig+0x508>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d118      	bne.n	800432a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042f8:	4b1e      	ldr	r3, [pc, #120]	; (8004374 <HAL_RCC_OscConfig+0x508>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a1d      	ldr	r2, [pc, #116]	; (8004374 <HAL_RCC_OscConfig+0x508>)
 80042fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004302:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004304:	f7fd fe9a 	bl	800203c <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800430c:	f7fd fe96 	bl	800203c <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e17a      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800431e:	4b15      	ldr	r3, [pc, #84]	; (8004374 <HAL_RCC_OscConfig+0x508>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0f0      	beq.n	800430c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d108      	bne.n	8004344 <HAL_RCC_OscConfig+0x4d8>
 8004332:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004338:	4a0d      	ldr	r2, [pc, #52]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800433a:	f043 0301 	orr.w	r3, r3, #1
 800433e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004342:	e029      	b.n	8004398 <HAL_RCC_OscConfig+0x52c>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	2b05      	cmp	r3, #5
 800434a:	d115      	bne.n	8004378 <HAL_RCC_OscConfig+0x50c>
 800434c:	4b08      	ldr	r3, [pc, #32]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004352:	4a07      	ldr	r2, [pc, #28]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004354:	f043 0304 	orr.w	r3, r3, #4
 8004358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800435c:	4b04      	ldr	r3, [pc, #16]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 800435e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004362:	4a03      	ldr	r2, [pc, #12]	; (8004370 <HAL_RCC_OscConfig+0x504>)
 8004364:	f043 0301 	orr.w	r3, r3, #1
 8004368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800436c:	e014      	b.n	8004398 <HAL_RCC_OscConfig+0x52c>
 800436e:	bf00      	nop
 8004370:	40021000 	.word	0x40021000
 8004374:	40007000 	.word	0x40007000
 8004378:	4b9c      	ldr	r3, [pc, #624]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	4a9b      	ldr	r2, [pc, #620]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004388:	4b98      	ldr	r3, [pc, #608]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800438a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800438e:	4a97      	ldr	r2, [pc, #604]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004390:	f023 0304 	bic.w	r3, r3, #4
 8004394:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d016      	beq.n	80043ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a0:	f7fd fe4c 	bl	800203c <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a6:	e00a      	b.n	80043be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a8:	f7fd fe48 	bl	800203c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e12a      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043be:	4b8b      	ldr	r3, [pc, #556]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80043c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d0ed      	beq.n	80043a8 <HAL_RCC_OscConfig+0x53c>
 80043cc:	e015      	b.n	80043fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ce:	f7fd fe35 	bl	800203c <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043d4:	e00a      	b.n	80043ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d6:	f7fd fe31 	bl	800203c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e113      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043ec:	4b7f      	ldr	r3, [pc, #508]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1ed      	bne.n	80043d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043fa:	7ffb      	ldrb	r3, [r7, #31]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d105      	bne.n	800440c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004400:	4b7a      	ldr	r3, [pc, #488]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004404:	4a79      	ldr	r2, [pc, #484]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004406:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800440a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80fe 	beq.w	8004612 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441a:	2b02      	cmp	r3, #2
 800441c:	f040 80d0 	bne.w	80045c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004420:	4b72      	ldr	r3, [pc, #456]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f003 0203 	and.w	r2, r3, #3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	429a      	cmp	r2, r3
 8004432:	d130      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443e:	3b01      	subs	r3, #1
 8004440:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004442:	429a      	cmp	r2, r3
 8004444:	d127      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004450:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d11f      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004460:	2a07      	cmp	r2, #7
 8004462:	bf14      	ite	ne
 8004464:	2201      	movne	r2, #1
 8004466:	2200      	moveq	r2, #0
 8004468:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800446a:	4293      	cmp	r3, r2
 800446c:	d113      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004478:	085b      	lsrs	r3, r3, #1
 800447a:	3b01      	subs	r3, #1
 800447c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800447e:	429a      	cmp	r2, r3
 8004480:	d109      	bne.n	8004496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448c:	085b      	lsrs	r3, r3, #1
 800448e:	3b01      	subs	r3, #1
 8004490:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004492:	429a      	cmp	r2, r3
 8004494:	d06e      	beq.n	8004574 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	2b0c      	cmp	r3, #12
 800449a:	d069      	beq.n	8004570 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800449c:	4b53      	ldr	r3, [pc, #332]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d105      	bne.n	80044b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80044a8:	4b50      	ldr	r3, [pc, #320]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0ad      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80044b8:	4b4c      	ldr	r3, [pc, #304]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a4b      	ldr	r2, [pc, #300]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80044be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044c4:	f7fd fdba 	bl	800203c <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044cc:	f7fd fdb6 	bl	800203c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e09a      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044de:	4b43      	ldr	r3, [pc, #268]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044ea:	4b40      	ldr	r3, [pc, #256]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	4b40      	ldr	r3, [pc, #256]	; (80045f0 <HAL_RCC_OscConfig+0x784>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80044fa:	3a01      	subs	r2, #1
 80044fc:	0112      	lsls	r2, r2, #4
 80044fe:	4311      	orrs	r1, r2
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004504:	0212      	lsls	r2, r2, #8
 8004506:	4311      	orrs	r1, r2
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800450c:	0852      	lsrs	r2, r2, #1
 800450e:	3a01      	subs	r2, #1
 8004510:	0552      	lsls	r2, r2, #21
 8004512:	4311      	orrs	r1, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004518:	0852      	lsrs	r2, r2, #1
 800451a:	3a01      	subs	r2, #1
 800451c:	0652      	lsls	r2, r2, #25
 800451e:	4311      	orrs	r1, r2
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004524:	0912      	lsrs	r2, r2, #4
 8004526:	0452      	lsls	r2, r2, #17
 8004528:	430a      	orrs	r2, r1
 800452a:	4930      	ldr	r1, [pc, #192]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800452c:	4313      	orrs	r3, r2
 800452e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004530:	4b2e      	ldr	r3, [pc, #184]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a2d      	ldr	r2, [pc, #180]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800453a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800453c:	4b2b      	ldr	r3, [pc, #172]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	4a2a      	ldr	r2, [pc, #168]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004542:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004546:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004548:	f7fd fd78 	bl	800203c <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004550:	f7fd fd74 	bl	800203c <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e058      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004562:	4b22      	ldr	r3, [pc, #136]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800456e:	e050      	b.n	8004612 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e04f      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004574:	4b1d      	ldr	r3, [pc, #116]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d148      	bne.n	8004612 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004580:	4b1a      	ldr	r3, [pc, #104]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a19      	ldr	r2, [pc, #100]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004586:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800458a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800458c:	4b17      	ldr	r3, [pc, #92]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	4a16      	ldr	r2, [pc, #88]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 8004592:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004596:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004598:	f7fd fd50 	bl	800203c <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800459e:	e008      	b.n	80045b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a0:	f7fd fd4c 	bl	800203c <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d901      	bls.n	80045b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e030      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045b2:	4b0e      	ldr	r3, [pc, #56]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d0f0      	beq.n	80045a0 <HAL_RCC_OscConfig+0x734>
 80045be:	e028      	b.n	8004612 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	2b0c      	cmp	r3, #12
 80045c4:	d023      	beq.n	800460e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c6:	4b09      	ldr	r3, [pc, #36]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a08      	ldr	r2, [pc, #32]	; (80045ec <HAL_RCC_OscConfig+0x780>)
 80045cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d2:	f7fd fd33 	bl	800203c <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045d8:	e00c      	b.n	80045f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045da:	f7fd fd2f 	bl	800203c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d905      	bls.n	80045f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e013      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
 80045ec:	40021000 	.word	0x40021000
 80045f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045f4:	4b09      	ldr	r3, [pc, #36]	; (800461c <HAL_RCC_OscConfig+0x7b0>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1ec      	bne.n	80045da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004600:	4b06      	ldr	r3, [pc, #24]	; (800461c <HAL_RCC_OscConfig+0x7b0>)
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	4905      	ldr	r1, [pc, #20]	; (800461c <HAL_RCC_OscConfig+0x7b0>)
 8004606:	4b06      	ldr	r3, [pc, #24]	; (8004620 <HAL_RCC_OscConfig+0x7b4>)
 8004608:	4013      	ands	r3, r2
 800460a:	60cb      	str	r3, [r1, #12]
 800460c:	e001      	b.n	8004612 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3720      	adds	r7, #32
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40021000 	.word	0x40021000
 8004620:	feeefffc 	.word	0xfeeefffc

08004624 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e0e7      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004638:	4b75      	ldr	r3, [pc, #468]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d910      	bls.n	8004668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004646:	4b72      	ldr	r3, [pc, #456]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f023 0207 	bic.w	r2, r3, #7
 800464e:	4970      	ldr	r1, [pc, #448]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004656:	4b6e      	ldr	r3, [pc, #440]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d001      	beq.n	8004668 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0cf      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d010      	beq.n	8004696 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	4b66      	ldr	r3, [pc, #408]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004680:	429a      	cmp	r2, r3
 8004682:	d908      	bls.n	8004696 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004684:	4b63      	ldr	r3, [pc, #396]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	4960      	ldr	r1, [pc, #384]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 8004692:	4313      	orrs	r3, r2
 8004694:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d04c      	beq.n	800473c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	d107      	bne.n	80046ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046aa:	4b5a      	ldr	r3, [pc, #360]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d121      	bne.n	80046fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e0a6      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d107      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046c2:	4b54      	ldr	r3, [pc, #336]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d115      	bne.n	80046fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e09a      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d107      	bne.n	80046ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046da:	4b4e      	ldr	r3, [pc, #312]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d109      	bne.n	80046fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e08e      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046ea:	4b4a      	ldr	r3, [pc, #296]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e086      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046fa:	4b46      	ldr	r3, [pc, #280]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f023 0203 	bic.w	r2, r3, #3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	4943      	ldr	r1, [pc, #268]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 8004708:	4313      	orrs	r3, r2
 800470a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800470c:	f7fd fc96 	bl	800203c <HAL_GetTick>
 8004710:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004712:	e00a      	b.n	800472a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004714:	f7fd fc92 	bl	800203c <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004722:	4293      	cmp	r3, r2
 8004724:	d901      	bls.n	800472a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e06e      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472a:	4b3a      	ldr	r3, [pc, #232]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 020c 	and.w	r2, r3, #12
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	429a      	cmp	r2, r3
 800473a:	d1eb      	bne.n	8004714 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d010      	beq.n	800476a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	4b31      	ldr	r3, [pc, #196]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004754:	429a      	cmp	r2, r3
 8004756:	d208      	bcs.n	800476a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004758:	4b2e      	ldr	r3, [pc, #184]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	492b      	ldr	r1, [pc, #172]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 8004766:	4313      	orrs	r3, r2
 8004768:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800476a:	4b29      	ldr	r3, [pc, #164]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0307 	and.w	r3, r3, #7
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d210      	bcs.n	800479a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004778:	4b25      	ldr	r3, [pc, #148]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f023 0207 	bic.w	r2, r3, #7
 8004780:	4923      	ldr	r1, [pc, #140]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	4313      	orrs	r3, r2
 8004786:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004788:	4b21      	ldr	r3, [pc, #132]	; (8004810 <HAL_RCC_ClockConfig+0x1ec>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d001      	beq.n	800479a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e036      	b.n	8004808 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0304 	and.w	r3, r3, #4
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d008      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047a6:	4b1b      	ldr	r3, [pc, #108]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	4918      	ldr	r1, [pc, #96]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0308 	and.w	r3, r3, #8
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d009      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047c4:	4b13      	ldr	r3, [pc, #76]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	4910      	ldr	r1, [pc, #64]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047d8:	f000 f824 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80047dc:	4602      	mov	r2, r0
 80047de:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <HAL_RCC_ClockConfig+0x1f0>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	091b      	lsrs	r3, r3, #4
 80047e4:	f003 030f 	and.w	r3, r3, #15
 80047e8:	490b      	ldr	r1, [pc, #44]	; (8004818 <HAL_RCC_ClockConfig+0x1f4>)
 80047ea:	5ccb      	ldrb	r3, [r1, r3]
 80047ec:	f003 031f 	and.w	r3, r3, #31
 80047f0:	fa22 f303 	lsr.w	r3, r2, r3
 80047f4:	4a09      	ldr	r2, [pc, #36]	; (800481c <HAL_RCC_ClockConfig+0x1f8>)
 80047f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <HAL_RCC_ClockConfig+0x1fc>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7fd faff 	bl	8001e00 <HAL_InitTick>
 8004802:	4603      	mov	r3, r0
 8004804:	72fb      	strb	r3, [r7, #11]

  return status;
 8004806:	7afb      	ldrb	r3, [r7, #11]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40022000 	.word	0x40022000
 8004814:	40021000 	.word	0x40021000
 8004818:	0800ae78 	.word	0x0800ae78
 800481c:	20000000 	.word	0x20000000
 8004820:	20000004 	.word	0x20000004

08004824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004824:	b480      	push	{r7}
 8004826:	b089      	sub	sp, #36	; 0x24
 8004828:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	2300      	movs	r3, #0
 8004830:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004832:	4b3e      	ldr	r3, [pc, #248]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800483c:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f003 0303 	and.w	r3, r3, #3
 8004844:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d005      	beq.n	8004858 <HAL_RCC_GetSysClockFreq+0x34>
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	2b0c      	cmp	r3, #12
 8004850:	d121      	bne.n	8004896 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d11e      	bne.n	8004896 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004858:	4b34      	ldr	r3, [pc, #208]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0308 	and.w	r3, r3, #8
 8004860:	2b00      	cmp	r3, #0
 8004862:	d107      	bne.n	8004874 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004864:	4b31      	ldr	r3, [pc, #196]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 8004866:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800486a:	0a1b      	lsrs	r3, r3, #8
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	61fb      	str	r3, [r7, #28]
 8004872:	e005      	b.n	8004880 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004874:	4b2d      	ldr	r3, [pc, #180]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004880:	4a2b      	ldr	r2, [pc, #172]	; (8004930 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004888:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10d      	bne.n	80048ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004894:	e00a      	b.n	80048ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	2b04      	cmp	r3, #4
 800489a:	d102      	bne.n	80048a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800489c:	4b25      	ldr	r3, [pc, #148]	; (8004934 <HAL_RCC_GetSysClockFreq+0x110>)
 800489e:	61bb      	str	r3, [r7, #24]
 80048a0:	e004      	b.n	80048ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d101      	bne.n	80048ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048a8:	4b23      	ldr	r3, [pc, #140]	; (8004938 <HAL_RCC_GetSysClockFreq+0x114>)
 80048aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	2b0c      	cmp	r3, #12
 80048b0:	d134      	bne.n	800491c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048b2:	4b1e      	ldr	r3, [pc, #120]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d003      	beq.n	80048ca <HAL_RCC_GetSysClockFreq+0xa6>
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d003      	beq.n	80048d0 <HAL_RCC_GetSysClockFreq+0xac>
 80048c8:	e005      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80048ca:	4b1a      	ldr	r3, [pc, #104]	; (8004934 <HAL_RCC_GetSysClockFreq+0x110>)
 80048cc:	617b      	str	r3, [r7, #20]
      break;
 80048ce:	e005      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80048d0:	4b19      	ldr	r3, [pc, #100]	; (8004938 <HAL_RCC_GetSysClockFreq+0x114>)
 80048d2:	617b      	str	r3, [r7, #20]
      break;
 80048d4:	e002      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	617b      	str	r3, [r7, #20]
      break;
 80048da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048dc:	4b13      	ldr	r3, [pc, #76]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	091b      	lsrs	r3, r3, #4
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	3301      	adds	r3, #1
 80048e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048ea:	4b10      	ldr	r3, [pc, #64]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	0a1b      	lsrs	r3, r3, #8
 80048f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	fb03 f202 	mul.w	r2, r3, r2
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004902:	4b0a      	ldr	r3, [pc, #40]	; (800492c <HAL_RCC_GetSysClockFreq+0x108>)
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	0e5b      	lsrs	r3, r3, #25
 8004908:	f003 0303 	and.w	r3, r3, #3
 800490c:	3301      	adds	r3, #1
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	fbb2 f3f3 	udiv	r3, r2, r3
 800491a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800491c:	69bb      	ldr	r3, [r7, #24]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3724      	adds	r7, #36	; 0x24
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	40021000 	.word	0x40021000
 8004930:	0800ae90 	.word	0x0800ae90
 8004934:	00f42400 	.word	0x00f42400
 8004938:	007a1200 	.word	0x007a1200

0800493c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004940:	4b03      	ldr	r3, [pc, #12]	; (8004950 <HAL_RCC_GetHCLKFreq+0x14>)
 8004942:	681b      	ldr	r3, [r3, #0]
}
 8004944:	4618      	mov	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	20000000 	.word	0x20000000

08004954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004958:	f7ff fff0 	bl	800493c <HAL_RCC_GetHCLKFreq>
 800495c:	4602      	mov	r2, r0
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	0a1b      	lsrs	r3, r3, #8
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	4904      	ldr	r1, [pc, #16]	; (800497c <HAL_RCC_GetPCLK1Freq+0x28>)
 800496a:	5ccb      	ldrb	r3, [r1, r3]
 800496c:	f003 031f 	and.w	r3, r3, #31
 8004970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004974:	4618      	mov	r0, r3
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40021000 	.word	0x40021000
 800497c:	0800ae88 	.word	0x0800ae88

08004980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004984:	f7ff ffda 	bl	800493c <HAL_RCC_GetHCLKFreq>
 8004988:	4602      	mov	r2, r0
 800498a:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	0adb      	lsrs	r3, r3, #11
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	4904      	ldr	r1, [pc, #16]	; (80049a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004996:	5ccb      	ldrb	r3, [r1, r3]
 8004998:	f003 031f 	and.w	r3, r3, #31
 800499c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	40021000 	.word	0x40021000
 80049a8:	0800ae88 	.word	0x0800ae88

080049ac <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	220f      	movs	r2, #15
 80049ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80049bc:	4b12      	ldr	r3, [pc, #72]	; (8004a08 <HAL_RCC_GetClockConfig+0x5c>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f003 0203 	and.w	r2, r3, #3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80049c8:	4b0f      	ldr	r3, [pc, #60]	; (8004a08 <HAL_RCC_GetClockConfig+0x5c>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80049d4:	4b0c      	ldr	r3, [pc, #48]	; (8004a08 <HAL_RCC_GetClockConfig+0x5c>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <HAL_RCC_GetClockConfig+0x5c>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	08db      	lsrs	r3, r3, #3
 80049e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80049ee:	4b07      	ldr	r3, [pc, #28]	; (8004a0c <HAL_RCC_GetClockConfig+0x60>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0207 	and.w	r2, r3, #7
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	601a      	str	r2, [r3, #0]
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	40022000 	.word	0x40022000

08004a10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a18:	2300      	movs	r3, #0
 8004a1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a1c:	4b2a      	ldr	r3, [pc, #168]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d003      	beq.n	8004a30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a28:	f7ff f9bc 	bl	8003da4 <HAL_PWREx_GetVoltageRange>
 8004a2c:	6178      	str	r0, [r7, #20]
 8004a2e:	e014      	b.n	8004a5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a30:	4b25      	ldr	r3, [pc, #148]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a34:	4a24      	ldr	r2, [pc, #144]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a3a:	6593      	str	r3, [r2, #88]	; 0x58
 8004a3c:	4b22      	ldr	r3, [pc, #136]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004a48:	f7ff f9ac 	bl	8003da4 <HAL_PWREx_GetVoltageRange>
 8004a4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a4e:	4b1e      	ldr	r3, [pc, #120]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a52:	4a1d      	ldr	r2, [pc, #116]	; (8004ac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a58:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a60:	d10b      	bne.n	8004a7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2b80      	cmp	r3, #128	; 0x80
 8004a66:	d919      	bls.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2ba0      	cmp	r3, #160	; 0xa0
 8004a6c:	d902      	bls.n	8004a74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a6e:	2302      	movs	r3, #2
 8004a70:	613b      	str	r3, [r7, #16]
 8004a72:	e013      	b.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a74:	2301      	movs	r3, #1
 8004a76:	613b      	str	r3, [r7, #16]
 8004a78:	e010      	b.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2b80      	cmp	r3, #128	; 0x80
 8004a7e:	d902      	bls.n	8004a86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004a80:	2303      	movs	r3, #3
 8004a82:	613b      	str	r3, [r7, #16]
 8004a84:	e00a      	b.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b80      	cmp	r3, #128	; 0x80
 8004a8a:	d102      	bne.n	8004a92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	613b      	str	r3, [r7, #16]
 8004a90:	e004      	b.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b70      	cmp	r3, #112	; 0x70
 8004a96:	d101      	bne.n	8004a9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a98:	2301      	movs	r3, #1
 8004a9a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004a9c:	4b0b      	ldr	r3, [pc, #44]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f023 0207 	bic.w	r2, r3, #7
 8004aa4:	4909      	ldr	r1, [pc, #36]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004aac:	4b07      	ldr	r3, [pc, #28]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d001      	beq.n	8004abe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e000      	b.n	8004ac0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40022000 	.word	0x40022000

08004ad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ad8:	2300      	movs	r3, #0
 8004ada:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004adc:	2300      	movs	r3, #0
 8004ade:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d041      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004af0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004af4:	d02a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004af6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004afa:	d824      	bhi.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004afc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b00:	d008      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004b02:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b06:	d81e      	bhi.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004b0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b10:	d010      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b12:	e018      	b.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b14:	4b86      	ldr	r3, [pc, #536]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4a85      	ldr	r2, [pc, #532]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b20:	e015      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2100      	movs	r1, #0
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fabb 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b32:	e00c      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3320      	adds	r3, #32
 8004b38:	2100      	movs	r1, #0
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fba6 	bl	800528c <RCCEx_PLLSAI2_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b44:	e003      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	74fb      	strb	r3, [r7, #19]
      break;
 8004b4a:	e000      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004b4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10b      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b54:	4b76      	ldr	r3, [pc, #472]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b62:	4973      	ldr	r1, [pc, #460]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004b6a:	e001      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6c:	7cfb      	ldrb	r3, [r7, #19]
 8004b6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d041      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b80:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004b84:	d02a      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004b86:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004b8a:	d824      	bhi.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004b8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b90:	d008      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b96:	d81e      	bhi.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00a      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ba0:	d010      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ba2:	e018      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ba4:	4b62      	ldr	r3, [pc, #392]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	4a61      	ldr	r2, [pc, #388]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bb0:	e015      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fa73 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bc2:	e00c      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3320      	adds	r3, #32
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 fb5e 	bl	800528c <RCCEx_PLLSAI2_Config>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bd4:	e003      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	74fb      	strb	r3, [r7, #19]
      break;
 8004bda:	e000      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004bdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bde:	7cfb      	ldrb	r3, [r7, #19]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10b      	bne.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004be4:	4b52      	ldr	r3, [pc, #328]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bf2:	494f      	ldr	r1, [pc, #316]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004bfa:	e001      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bfc:	7cfb      	ldrb	r3, [r7, #19]
 8004bfe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80a0 	beq.w	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c12:	4b47      	ldr	r3, [pc, #284]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004c22:	2300      	movs	r3, #0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00d      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c28:	4b41      	ldr	r3, [pc, #260]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2c:	4a40      	ldr	r2, [pc, #256]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c32:	6593      	str	r3, [r2, #88]	; 0x58
 8004c34:	4b3e      	ldr	r3, [pc, #248]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c40:	2301      	movs	r3, #1
 8004c42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c44:	4b3b      	ldr	r3, [pc, #236]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a3a      	ldr	r2, [pc, #232]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c50:	f7fd f9f4 	bl	800203c <HAL_GetTick>
 8004c54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c56:	e009      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c58:	f7fd f9f0 	bl	800203c <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d902      	bls.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	74fb      	strb	r3, [r7, #19]
        break;
 8004c6a:	e005      	b.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c6c:	4b31      	ldr	r3, [pc, #196]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d0ef      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004c78:	7cfb      	ldrb	r3, [r7, #19]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d15c      	bne.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c7e:	4b2c      	ldr	r3, [pc, #176]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d01f      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d019      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c9c:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ca8:	4b21      	ldr	r3, [pc, #132]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cae:	4a20      	ldr	r2, [pc, #128]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cb8:	4b1d      	ldr	r3, [pc, #116]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cbe:	4a1c      	ldr	r2, [pc, #112]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cc8:	4a19      	ldr	r2, [pc, #100]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d016      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cda:	f7fd f9af 	bl	800203c <HAL_GetTick>
 8004cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce0:	e00b      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce2:	f7fd f9ab 	bl	800203c <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d902      	bls.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8004cf8:	e006      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0ec      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004d08:	7cfb      	ldrb	r3, [r7, #19]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d0e:	4b08      	ldr	r3, [pc, #32]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d1e:	4904      	ldr	r1, [pc, #16]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d26:	e009      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d28:	7cfb      	ldrb	r3, [r7, #19]
 8004d2a:	74bb      	strb	r3, [r7, #18]
 8004d2c:	e006      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004d2e:	bf00      	nop
 8004d30:	40021000 	.word	0x40021000
 8004d34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d38:	7cfb      	ldrb	r3, [r7, #19]
 8004d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d3c:	7c7b      	ldrb	r3, [r7, #17]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d105      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d42:	4b9e      	ldr	r3, [pc, #632]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d46:	4a9d      	ldr	r2, [pc, #628]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d5a:	4b98      	ldr	r3, [pc, #608]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d60:	f023 0203 	bic.w	r2, r3, #3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d68:	4994      	ldr	r1, [pc, #592]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d7c:	4b8f      	ldr	r3, [pc, #572]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	f023 020c 	bic.w	r2, r3, #12
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8a:	498c      	ldr	r1, [pc, #560]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d9e:	4b87      	ldr	r3, [pc, #540]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dac:	4983      	ldr	r1, [pc, #524]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dc0:	4b7e      	ldr	r3, [pc, #504]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dce:	497b      	ldr	r1, [pc, #492]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0310 	and.w	r3, r3, #16
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004de2:	4b76      	ldr	r3, [pc, #472]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004df0:	4972      	ldr	r1, [pc, #456]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00a      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e04:	4b6d      	ldr	r3, [pc, #436]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e12:	496a      	ldr	r1, [pc, #424]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00a      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e26:	4b65      	ldr	r3, [pc, #404]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e34:	4961      	ldr	r1, [pc, #388]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00a      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e48:	4b5c      	ldr	r3, [pc, #368]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e56:	4959      	ldr	r1, [pc, #356]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e6a:	4b54      	ldr	r3, [pc, #336]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e78:	4950      	ldr	r1, [pc, #320]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e8c:	4b4b      	ldr	r3, [pc, #300]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e9a:	4948      	ldr	r1, [pc, #288]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004eae:	4b43      	ldr	r3, [pc, #268]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ebc:	493f      	ldr	r1, [pc, #252]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d028      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ed0:	4b3a      	ldr	r3, [pc, #232]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ede:	4937      	ldr	r1, [pc, #220]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004eea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004eee:	d106      	bne.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ef0:	4b32      	ldr	r3, [pc, #200]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	4a31      	ldr	r2, [pc, #196]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004efa:	60d3      	str	r3, [r2, #12]
 8004efc:	e011      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f06:	d10c      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 f8c8 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004f1e:	7cfb      	ldrb	r3, [r7, #19]
 8004f20:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d028      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f2e:	4b23      	ldr	r3, [pc, #140]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3c:	491f      	ldr	r1, [pc, #124]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f4c:	d106      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f4e:	4b1b      	ldr	r3, [pc, #108]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	4a1a      	ldr	r2, [pc, #104]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f58:	60d3      	str	r3, [r2, #12]
 8004f5a:	e011      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 f899 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 8004f72:	4603      	mov	r3, r0
 8004f74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f76:	7cfb      	ldrb	r3, [r7, #19]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004f7c:	7cfb      	ldrb	r3, [r7, #19]
 8004f7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d02b      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f9a:	4908      	ldr	r1, [pc, #32]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004faa:	d109      	bne.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fac:	4b03      	ldr	r3, [pc, #12]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	4a02      	ldr	r2, [pc, #8]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fb6:	60d3      	str	r3, [r2, #12]
 8004fb8:	e014      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004fba:	bf00      	nop
 8004fbc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fc8:	d10c      	bne.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	2101      	movs	r1, #1
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 f867 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fda:	7cfb      	ldrb	r3, [r7, #19]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004fe0:	7cfb      	ldrb	r3, [r7, #19]
 8004fe2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d02f      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ff0:	4b2b      	ldr	r3, [pc, #172]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ffe:	4928      	ldr	r1, [pc, #160]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005000:	4313      	orrs	r3, r2
 8005002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800500a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800500e:	d10d      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	3304      	adds	r3, #4
 8005014:	2102      	movs	r1, #2
 8005016:	4618      	mov	r0, r3
 8005018:	f000 f844 	bl	80050a4 <RCCEx_PLLSAI1_Config>
 800501c:	4603      	mov	r3, r0
 800501e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005020:	7cfb      	ldrb	r3, [r7, #19]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d014      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005026:	7cfb      	ldrb	r3, [r7, #19]
 8005028:	74bb      	strb	r3, [r7, #18]
 800502a:	e011      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005030:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005034:	d10c      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3320      	adds	r3, #32
 800503a:	2102      	movs	r1, #2
 800503c:	4618      	mov	r0, r3
 800503e:	f000 f925 	bl	800528c <RCCEx_PLLSAI2_Config>
 8005042:	4603      	mov	r3, r0
 8005044:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005046:	7cfb      	ldrb	r3, [r7, #19]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800504c:	7cfb      	ldrb	r3, [r7, #19]
 800504e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00a      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800505c:	4b10      	ldr	r3, [pc, #64]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005062:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800506a:	490d      	ldr	r1, [pc, #52]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00b      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800507e:	4b08      	ldr	r3, [pc, #32]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005084:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800508e:	4904      	ldr	r1, [pc, #16]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005096:	7cbb      	ldrb	r3, [r7, #18]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3718      	adds	r7, #24
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	40021000 	.word	0x40021000

080050a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ae:	2300      	movs	r3, #0
 80050b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050b2:	4b75      	ldr	r3, [pc, #468]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d018      	beq.n	80050f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050be:	4b72      	ldr	r3, [pc, #456]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f003 0203 	and.w	r2, r3, #3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d10d      	bne.n	80050ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
       ||
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d009      	beq.n	80050ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80050d6:	4b6c      	ldr	r3, [pc, #432]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	091b      	lsrs	r3, r3, #4
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
       ||
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d047      	beq.n	800517a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	73fb      	strb	r3, [r7, #15]
 80050ee:	e044      	b.n	800517a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d018      	beq.n	800512a <RCCEx_PLLSAI1_Config+0x86>
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d825      	bhi.n	8005148 <RCCEx_PLLSAI1_Config+0xa4>
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d002      	beq.n	8005106 <RCCEx_PLLSAI1_Config+0x62>
 8005100:	2b02      	cmp	r3, #2
 8005102:	d009      	beq.n	8005118 <RCCEx_PLLSAI1_Config+0x74>
 8005104:	e020      	b.n	8005148 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005106:	4b60      	ldr	r3, [pc, #384]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d11d      	bne.n	800514e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005116:	e01a      	b.n	800514e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005118:	4b5b      	ldr	r3, [pc, #364]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005120:	2b00      	cmp	r3, #0
 8005122:	d116      	bne.n	8005152 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005128:	e013      	b.n	8005152 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800512a:	4b57      	ldr	r3, [pc, #348]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10f      	bne.n	8005156 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005136:	4b54      	ldr	r3, [pc, #336]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d109      	bne.n	8005156 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005146:	e006      	b.n	8005156 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	73fb      	strb	r3, [r7, #15]
      break;
 800514c:	e004      	b.n	8005158 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800514e:	bf00      	nop
 8005150:	e002      	b.n	8005158 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005152:	bf00      	nop
 8005154:	e000      	b.n	8005158 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005156:	bf00      	nop
    }

    if(status == HAL_OK)
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10d      	bne.n	800517a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800515e:	4b4a      	ldr	r3, [pc, #296]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6819      	ldr	r1, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	3b01      	subs	r3, #1
 8005170:	011b      	lsls	r3, r3, #4
 8005172:	430b      	orrs	r3, r1
 8005174:	4944      	ldr	r1, [pc, #272]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005176:	4313      	orrs	r3, r2
 8005178:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d17d      	bne.n	800527c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005180:	4b41      	ldr	r3, [pc, #260]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a40      	ldr	r2, [pc, #256]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005186:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800518a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800518c:	f7fc ff56 	bl	800203c <HAL_GetTick>
 8005190:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005192:	e009      	b.n	80051a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005194:	f7fc ff52 	bl	800203c <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d902      	bls.n	80051a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	73fb      	strb	r3, [r7, #15]
        break;
 80051a6:	e005      	b.n	80051b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051a8:	4b37      	ldr	r3, [pc, #220]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1ef      	bne.n	8005194 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d160      	bne.n	800527c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d111      	bne.n	80051e4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051c0:	4b31      	ldr	r3, [pc, #196]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80051c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6892      	ldr	r2, [r2, #8]
 80051d0:	0211      	lsls	r1, r2, #8
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	68d2      	ldr	r2, [r2, #12]
 80051d6:	0912      	lsrs	r2, r2, #4
 80051d8:	0452      	lsls	r2, r2, #17
 80051da:	430a      	orrs	r2, r1
 80051dc:	492a      	ldr	r1, [pc, #168]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	610b      	str	r3, [r1, #16]
 80051e2:	e027      	b.n	8005234 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d112      	bne.n	8005210 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051ea:	4b27      	ldr	r3, [pc, #156]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80051f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6892      	ldr	r2, [r2, #8]
 80051fa:	0211      	lsls	r1, r2, #8
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6912      	ldr	r2, [r2, #16]
 8005200:	0852      	lsrs	r2, r2, #1
 8005202:	3a01      	subs	r2, #1
 8005204:	0552      	lsls	r2, r2, #21
 8005206:	430a      	orrs	r2, r1
 8005208:	491f      	ldr	r1, [pc, #124]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 800520a:	4313      	orrs	r3, r2
 800520c:	610b      	str	r3, [r1, #16]
 800520e:	e011      	b.n	8005234 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005210:	4b1d      	ldr	r3, [pc, #116]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005218:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6892      	ldr	r2, [r2, #8]
 8005220:	0211      	lsls	r1, r2, #8
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	6952      	ldr	r2, [r2, #20]
 8005226:	0852      	lsrs	r2, r2, #1
 8005228:	3a01      	subs	r2, #1
 800522a:	0652      	lsls	r2, r2, #25
 800522c:	430a      	orrs	r2, r1
 800522e:	4916      	ldr	r1, [pc, #88]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005230:	4313      	orrs	r3, r2
 8005232:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005234:	4b14      	ldr	r3, [pc, #80]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a13      	ldr	r2, [pc, #76]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 800523a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800523e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005240:	f7fc fefc 	bl	800203c <HAL_GetTick>
 8005244:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005246:	e009      	b.n	800525c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005248:	f7fc fef8 	bl	800203c <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d902      	bls.n	800525c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	73fb      	strb	r3, [r7, #15]
          break;
 800525a:	e005      	b.n	8005268 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0ef      	beq.n	8005248 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005268:	7bfb      	ldrb	r3, [r7, #15]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800526e:	4b06      	ldr	r3, [pc, #24]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005270:	691a      	ldr	r2, [r3, #16]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	4904      	ldr	r1, [pc, #16]	; (8005288 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005278:	4313      	orrs	r3, r2
 800527a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800527c:	7bfb      	ldrb	r3, [r7, #15]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	40021000 	.word	0x40021000

0800528c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800529a:	4b6a      	ldr	r3, [pc, #424]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d018      	beq.n	80052d8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80052a6:	4b67      	ldr	r3, [pc, #412]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0203 	and.w	r2, r3, #3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d10d      	bne.n	80052d2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
       ||
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d009      	beq.n	80052d2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80052be:	4b61      	ldr	r3, [pc, #388]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	091b      	lsrs	r3, r3, #4
 80052c4:	f003 0307 	and.w	r3, r3, #7
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
       ||
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d047      	beq.n	8005362 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	73fb      	strb	r3, [r7, #15]
 80052d6:	e044      	b.n	8005362 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b03      	cmp	r3, #3
 80052de:	d018      	beq.n	8005312 <RCCEx_PLLSAI2_Config+0x86>
 80052e0:	2b03      	cmp	r3, #3
 80052e2:	d825      	bhi.n	8005330 <RCCEx_PLLSAI2_Config+0xa4>
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d002      	beq.n	80052ee <RCCEx_PLLSAI2_Config+0x62>
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d009      	beq.n	8005300 <RCCEx_PLLSAI2_Config+0x74>
 80052ec:	e020      	b.n	8005330 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052ee:	4b55      	ldr	r3, [pc, #340]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d11d      	bne.n	8005336 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052fe:	e01a      	b.n	8005336 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005300:	4b50      	ldr	r3, [pc, #320]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005308:	2b00      	cmp	r3, #0
 800530a:	d116      	bne.n	800533a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005310:	e013      	b.n	800533a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005312:	4b4c      	ldr	r3, [pc, #304]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10f      	bne.n	800533e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800531e:	4b49      	ldr	r3, [pc, #292]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d109      	bne.n	800533e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800532e:	e006      	b.n	800533e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	73fb      	strb	r3, [r7, #15]
      break;
 8005334:	e004      	b.n	8005340 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005336:	bf00      	nop
 8005338:	e002      	b.n	8005340 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800533a:	bf00      	nop
 800533c:	e000      	b.n	8005340 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800533e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005340:	7bfb      	ldrb	r3, [r7, #15]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10d      	bne.n	8005362 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005346:	4b3f      	ldr	r3, [pc, #252]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6819      	ldr	r1, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	3b01      	subs	r3, #1
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	430b      	orrs	r3, r1
 800535c:	4939      	ldr	r1, [pc, #228]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005362:	7bfb      	ldrb	r3, [r7, #15]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d167      	bne.n	8005438 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005368:	4b36      	ldr	r3, [pc, #216]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a35      	ldr	r2, [pc, #212]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800536e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005372:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005374:	f7fc fe62 	bl	800203c <HAL_GetTick>
 8005378:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800537a:	e009      	b.n	8005390 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800537c:	f7fc fe5e 	bl	800203c <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d902      	bls.n	8005390 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	73fb      	strb	r3, [r7, #15]
        break;
 800538e:	e005      	b.n	800539c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005390:	4b2c      	ldr	r3, [pc, #176]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1ef      	bne.n	800537c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800539c:	7bfb      	ldrb	r3, [r7, #15]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d14a      	bne.n	8005438 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d111      	bne.n	80053cc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053a8:	4b26      	ldr	r3, [pc, #152]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80053b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6892      	ldr	r2, [r2, #8]
 80053b8:	0211      	lsls	r1, r2, #8
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	68d2      	ldr	r2, [r2, #12]
 80053be:	0912      	lsrs	r2, r2, #4
 80053c0:	0452      	lsls	r2, r2, #17
 80053c2:	430a      	orrs	r2, r1
 80053c4:	491f      	ldr	r1, [pc, #124]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	614b      	str	r3, [r1, #20]
 80053ca:	e011      	b.n	80053f0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053cc:	4b1d      	ldr	r3, [pc, #116]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ce:	695b      	ldr	r3, [r3, #20]
 80053d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80053d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6892      	ldr	r2, [r2, #8]
 80053dc:	0211      	lsls	r1, r2, #8
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6912      	ldr	r2, [r2, #16]
 80053e2:	0852      	lsrs	r2, r2, #1
 80053e4:	3a01      	subs	r2, #1
 80053e6:	0652      	lsls	r2, r2, #25
 80053e8:	430a      	orrs	r2, r1
 80053ea:	4916      	ldr	r1, [pc, #88]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80053f0:	4b14      	ldr	r3, [pc, #80]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a13      	ldr	r2, [pc, #76]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053fc:	f7fc fe1e 	bl	800203c <HAL_GetTick>
 8005400:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005402:	e009      	b.n	8005418 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005404:	f7fc fe1a 	bl	800203c <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d902      	bls.n	8005418 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	73fb      	strb	r3, [r7, #15]
          break;
 8005416:	e005      	b.n	8005424 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005418:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d0ef      	beq.n	8005404 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d106      	bne.n	8005438 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800542a:	4b06      	ldr	r3, [pc, #24]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 800542c:	695a      	ldr	r2, [r3, #20]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	4904      	ldr	r1, [pc, #16]	; (8005444 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005434:	4313      	orrs	r3, r2
 8005436:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005438:	7bfb      	ldrb	r3, [r7, #15]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	40021000 	.word	0x40021000

08005448 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e049      	b.n	80054ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d106      	bne.n	8005474 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fc fc42 	bl	8001cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	3304      	adds	r3, #4
 8005484:	4619      	mov	r1, r3
 8005486:	4610      	mov	r0, r2
 8005488:	f000 fb06 	bl	8005a98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
	...

080054f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d001      	beq.n	8005510 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e047      	b.n	80055a0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a23      	ldr	r2, [pc, #140]	; (80055ac <HAL_TIM_Base_Start+0xb4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d01d      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552a:	d018      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a1f      	ldr	r2, [pc, #124]	; (80055b0 <HAL_TIM_Base_Start+0xb8>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d013      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a1e      	ldr	r2, [pc, #120]	; (80055b4 <HAL_TIM_Base_Start+0xbc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00e      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a1c      	ldr	r2, [pc, #112]	; (80055b8 <HAL_TIM_Base_Start+0xc0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d009      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a1b      	ldr	r2, [pc, #108]	; (80055bc <HAL_TIM_Base_Start+0xc4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_Base_Start+0x66>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a19      	ldr	r2, [pc, #100]	; (80055c0 <HAL_TIM_Base_Start+0xc8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d115      	bne.n	800558a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	4b17      	ldr	r3, [pc, #92]	; (80055c4 <HAL_TIM_Base_Start+0xcc>)
 8005566:	4013      	ands	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b06      	cmp	r3, #6
 800556e:	d015      	beq.n	800559c <HAL_TIM_Base_Start+0xa4>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005576:	d011      	beq.n	800559c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0201 	orr.w	r2, r2, #1
 8005586:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005588:	e008      	b.n	800559c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f042 0201 	orr.w	r2, r2, #1
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	e000      	b.n	800559e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40000800 	.word	0x40000800
 80055b8:	40000c00 	.word	0x40000c00
 80055bc:	40013400 	.word	0x40013400
 80055c0:	40014000 	.word	0x40014000
 80055c4:	00010007 	.word	0x00010007

080055c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d001      	beq.n	80055e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e04f      	b.n	8005680 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a23      	ldr	r2, [pc, #140]	; (800568c <HAL_TIM_Base_Start_IT+0xc4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d01d      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800560a:	d018      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a1f      	ldr	r2, [pc, #124]	; (8005690 <HAL_TIM_Base_Start_IT+0xc8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d013      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a1e      	ldr	r2, [pc, #120]	; (8005694 <HAL_TIM_Base_Start_IT+0xcc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d00e      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a1c      	ldr	r2, [pc, #112]	; (8005698 <HAL_TIM_Base_Start_IT+0xd0>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d009      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1b      	ldr	r2, [pc, #108]	; (800569c <HAL_TIM_Base_Start_IT+0xd4>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d004      	beq.n	800563e <HAL_TIM_Base_Start_IT+0x76>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a19      	ldr	r2, [pc, #100]	; (80056a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d115      	bne.n	800566a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	4b17      	ldr	r3, [pc, #92]	; (80056a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005646:	4013      	ands	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2b06      	cmp	r3, #6
 800564e:	d015      	beq.n	800567c <HAL_TIM_Base_Start_IT+0xb4>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005656:	d011      	beq.n	800567c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0201 	orr.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005668:	e008      	b.n	800567c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	e000      	b.n	800567e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	40012c00 	.word	0x40012c00
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800
 8005698:	40000c00 	.word	0x40000c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	00010007 	.word	0x00010007

080056a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d020      	beq.n	800570c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d01b      	beq.n	800570c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f06f 0202 	mvn.w	r2, #2
 80056dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	f003 0303 	and.w	r3, r3, #3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d003      	beq.n	80056fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f9b2 	bl	8005a5c <HAL_TIM_IC_CaptureCallback>
 80056f8:	e005      	b.n	8005706 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f9a4 	bl	8005a48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f9b5 	bl	8005a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f003 0304 	and.w	r3, r3, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	d020      	beq.n	8005758 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f003 0304 	and.w	r3, r3, #4
 800571c:	2b00      	cmp	r3, #0
 800571e:	d01b      	beq.n	8005758 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f06f 0204 	mvn.w	r2, #4
 8005728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2202      	movs	r2, #2
 800572e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f98c 	bl	8005a5c <HAL_TIM_IC_CaptureCallback>
 8005744:	e005      	b.n	8005752 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f97e 	bl	8005a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f98f 	bl	8005a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	2b00      	cmp	r3, #0
 8005760:	d020      	beq.n	80057a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d01b      	beq.n	80057a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f06f 0208 	mvn.w	r2, #8
 8005774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2204      	movs	r2, #4
 800577a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d003      	beq.n	8005792 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f966 	bl	8005a5c <HAL_TIM_IC_CaptureCallback>
 8005790:	e005      	b.n	800579e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f958 	bl	8005a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f969 	bl	8005a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f003 0310 	and.w	r3, r3, #16
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d020      	beq.n	80057f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d01b      	beq.n	80057f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0210 	mvn.w	r2, #16
 80057c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2208      	movs	r2, #8
 80057c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f940 	bl	8005a5c <HAL_TIM_IC_CaptureCallback>
 80057dc:	e005      	b.n	80057ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f932 	bl	8005a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f943 	bl	8005a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00c      	beq.n	8005814 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f06f 0201 	mvn.w	r2, #1
 800580c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7fc f982 	bl	8001b18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581a:	2b00      	cmp	r3, #0
 800581c:	d104      	bne.n	8005828 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00c      	beq.n	8005842 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800583a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 fafd 	bl	8005e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00c      	beq.n	8005866 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005852:	2b00      	cmp	r3, #0
 8005854:	d007      	beq.n	8005866 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800585e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 faf5 	bl	8005e50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800586c:	2b00      	cmp	r3, #0
 800586e:	d00c      	beq.n	800588a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005876:	2b00      	cmp	r3, #0
 8005878:	d007      	beq.n	800588a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f8fd 	bl	8005a84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f003 0320 	and.w	r3, r3, #32
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00c      	beq.n	80058ae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d007      	beq.n	80058ae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f06f 0220 	mvn.w	r2, #32
 80058a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 fabd 	bl	8005e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058ae:	bf00      	nop
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
 80058be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d101      	bne.n	80058d2 <HAL_TIM_ConfigClockSource+0x1c>
 80058ce:	2302      	movs	r3, #2
 80058d0:	e0b6      	b.n	8005a40 <HAL_TIM_ConfigClockSource+0x18a>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2202      	movs	r2, #2
 80058de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058f0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058fc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800590e:	d03e      	beq.n	800598e <HAL_TIM_ConfigClockSource+0xd8>
 8005910:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005914:	f200 8087 	bhi.w	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 8005918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591c:	f000 8086 	beq.w	8005a2c <HAL_TIM_ConfigClockSource+0x176>
 8005920:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005924:	d87f      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 8005926:	2b70      	cmp	r3, #112	; 0x70
 8005928:	d01a      	beq.n	8005960 <HAL_TIM_ConfigClockSource+0xaa>
 800592a:	2b70      	cmp	r3, #112	; 0x70
 800592c:	d87b      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 800592e:	2b60      	cmp	r3, #96	; 0x60
 8005930:	d050      	beq.n	80059d4 <HAL_TIM_ConfigClockSource+0x11e>
 8005932:	2b60      	cmp	r3, #96	; 0x60
 8005934:	d877      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 8005936:	2b50      	cmp	r3, #80	; 0x50
 8005938:	d03c      	beq.n	80059b4 <HAL_TIM_ConfigClockSource+0xfe>
 800593a:	2b50      	cmp	r3, #80	; 0x50
 800593c:	d873      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 800593e:	2b40      	cmp	r3, #64	; 0x40
 8005940:	d058      	beq.n	80059f4 <HAL_TIM_ConfigClockSource+0x13e>
 8005942:	2b40      	cmp	r3, #64	; 0x40
 8005944:	d86f      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 8005946:	2b30      	cmp	r3, #48	; 0x30
 8005948:	d064      	beq.n	8005a14 <HAL_TIM_ConfigClockSource+0x15e>
 800594a:	2b30      	cmp	r3, #48	; 0x30
 800594c:	d86b      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 800594e:	2b20      	cmp	r3, #32
 8005950:	d060      	beq.n	8005a14 <HAL_TIM_ConfigClockSource+0x15e>
 8005952:	2b20      	cmp	r3, #32
 8005954:	d867      	bhi.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
 8005956:	2b00      	cmp	r3, #0
 8005958:	d05c      	beq.n	8005a14 <HAL_TIM_ConfigClockSource+0x15e>
 800595a:	2b10      	cmp	r3, #16
 800595c:	d05a      	beq.n	8005a14 <HAL_TIM_ConfigClockSource+0x15e>
 800595e:	e062      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005970:	f000 f9b2 	bl	8005cd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005982:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	609a      	str	r2, [r3, #8]
      break;
 800598c:	e04f      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800599e:	f000 f99b 	bl	8005cd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059b0:	609a      	str	r2, [r3, #8]
      break;
 80059b2:	e03c      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c0:	461a      	mov	r2, r3
 80059c2:	f000 f90f 	bl	8005be4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2150      	movs	r1, #80	; 0x50
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 f968 	bl	8005ca2 <TIM_ITRx_SetConfig>
      break;
 80059d2:	e02c      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059e0:	461a      	mov	r2, r3
 80059e2:	f000 f92e 	bl	8005c42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2160      	movs	r1, #96	; 0x60
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 f958 	bl	8005ca2 <TIM_ITRx_SetConfig>
      break;
 80059f2:	e01c      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a00:	461a      	mov	r2, r3
 8005a02:	f000 f8ef 	bl	8005be4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2140      	movs	r1, #64	; 0x40
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f000 f948 	bl	8005ca2 <TIM_ITRx_SetConfig>
      break;
 8005a12:	e00c      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4610      	mov	r0, r2
 8005a20:	f000 f93f 	bl	8005ca2 <TIM_ITRx_SetConfig>
      break;
 8005a24:	e003      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	73fb      	strb	r3, [r7, #15]
      break;
 8005a2a:	e000      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a46      	ldr	r2, [pc, #280]	; (8005bc4 <TIM_Base_SetConfig+0x12c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d013      	beq.n	8005ad8 <TIM_Base_SetConfig+0x40>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ab6:	d00f      	beq.n	8005ad8 <TIM_Base_SetConfig+0x40>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a43      	ldr	r2, [pc, #268]	; (8005bc8 <TIM_Base_SetConfig+0x130>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00b      	beq.n	8005ad8 <TIM_Base_SetConfig+0x40>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a42      	ldr	r2, [pc, #264]	; (8005bcc <TIM_Base_SetConfig+0x134>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d007      	beq.n	8005ad8 <TIM_Base_SetConfig+0x40>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a41      	ldr	r2, [pc, #260]	; (8005bd0 <TIM_Base_SetConfig+0x138>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d003      	beq.n	8005ad8 <TIM_Base_SetConfig+0x40>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a40      	ldr	r2, [pc, #256]	; (8005bd4 <TIM_Base_SetConfig+0x13c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d108      	bne.n	8005aea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a35      	ldr	r2, [pc, #212]	; (8005bc4 <TIM_Base_SetConfig+0x12c>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d01f      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af8:	d01b      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a32      	ldr	r2, [pc, #200]	; (8005bc8 <TIM_Base_SetConfig+0x130>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d017      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a31      	ldr	r2, [pc, #196]	; (8005bcc <TIM_Base_SetConfig+0x134>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d013      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a30      	ldr	r2, [pc, #192]	; (8005bd0 <TIM_Base_SetConfig+0x138>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00f      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a2f      	ldr	r2, [pc, #188]	; (8005bd4 <TIM_Base_SetConfig+0x13c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d00b      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a2e      	ldr	r2, [pc, #184]	; (8005bd8 <TIM_Base_SetConfig+0x140>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d007      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a2d      	ldr	r2, [pc, #180]	; (8005bdc <TIM_Base_SetConfig+0x144>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d003      	beq.n	8005b32 <TIM_Base_SetConfig+0x9a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2c      	ldr	r2, [pc, #176]	; (8005be0 <TIM_Base_SetConfig+0x148>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d108      	bne.n	8005b44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689a      	ldr	r2, [r3, #8]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a16      	ldr	r2, [pc, #88]	; (8005bc4 <TIM_Base_SetConfig+0x12c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00f      	beq.n	8005b90 <TIM_Base_SetConfig+0xf8>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a18      	ldr	r2, [pc, #96]	; (8005bd4 <TIM_Base_SetConfig+0x13c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d00b      	beq.n	8005b90 <TIM_Base_SetConfig+0xf8>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a17      	ldr	r2, [pc, #92]	; (8005bd8 <TIM_Base_SetConfig+0x140>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d007      	beq.n	8005b90 <TIM_Base_SetConfig+0xf8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a16      	ldr	r2, [pc, #88]	; (8005bdc <TIM_Base_SetConfig+0x144>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d003      	beq.n	8005b90 <TIM_Base_SetConfig+0xf8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a15      	ldr	r2, [pc, #84]	; (8005be0 <TIM_Base_SetConfig+0x148>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d103      	bne.n	8005b98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d105      	bne.n	8005bb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	f023 0201 	bic.w	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	611a      	str	r2, [r3, #16]
  }
}
 8005bb6:	bf00      	nop
 8005bb8:	3714      	adds	r7, #20
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40012c00 	.word	0x40012c00
 8005bc8:	40000400 	.word	0x40000400
 8005bcc:	40000800 	.word	0x40000800
 8005bd0:	40000c00 	.word	0x40000c00
 8005bd4:	40013400 	.word	0x40013400
 8005bd8:	40014000 	.word	0x40014000
 8005bdc:	40014400 	.word	0x40014400
 8005be0:	40014800 	.word	0x40014800

08005be4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	f023 0201 	bic.w	r2, r3, #1
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f023 030a 	bic.w	r3, r3, #10
 8005c20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	621a      	str	r2, [r3, #32]
}
 8005c36:	bf00      	nop
 8005c38:	371c      	adds	r7, #28
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr

08005c42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c42:	b480      	push	{r7}
 8005c44:	b087      	sub	sp, #28
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	60f8      	str	r0, [r7, #12]
 8005c4a:	60b9      	str	r1, [r7, #8]
 8005c4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	f023 0210 	bic.w	r2, r3, #16
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	031b      	lsls	r3, r3, #12
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	621a      	str	r2, [r3, #32]
}
 8005c96:	bf00      	nop
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b085      	sub	sp, #20
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
 8005caa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cba:	683a      	ldr	r2, [r7, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f043 0307 	orr.w	r3, r3, #7
 8005cc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	609a      	str	r2, [r3, #8]
}
 8005ccc:	bf00      	nop
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
 8005ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	021a      	lsls	r2, r3, #8
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	431a      	orrs	r2, r3
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	609a      	str	r2, [r3, #8]
}
 8005d0c:	bf00      	nop
 8005d0e:	371c      	adds	r7, #28
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e068      	b.n	8005e02 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a2e      	ldr	r2, [pc, #184]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d004      	beq.n	8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a2d      	ldr	r2, [pc, #180]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d108      	bne.n	8005d76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a1e      	ldr	r2, [pc, #120]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d01d      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da2:	d018      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a1b      	ldr	r2, [pc, #108]	; (8005e18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d013      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a1a      	ldr	r2, [pc, #104]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d00e      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a18      	ldr	r2, [pc, #96]	; (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d009      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a13      	ldr	r2, [pc, #76]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d004      	beq.n	8005dd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a14      	ldr	r2, [pc, #80]	; (8005e24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d10c      	bne.n	8005df0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ddc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3714      	adds	r7, #20
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40012c00 	.word	0x40012c00
 8005e14:	40013400 	.word	0x40013400
 8005e18:	40000400 	.word	0x40000400
 8005e1c:	40000800 	.word	0x40000800
 8005e20:	40000c00 	.word	0x40000c00
 8005e24:	40014000 	.word	0x40014000

08005e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e040      	b.n	8005ef8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fb ff56 	bl	8001d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2224      	movs	r2, #36	; 0x24
 8005e90:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0201 	bic.w	r2, r2, #1
 8005ea0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fea6 	bl	8006bfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fbeb 	bl	800668c <UART_SetConfig>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e01b      	b.n	8005ef8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ece:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ede:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0201 	orr.w	r2, r2, #1
 8005eee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 ff25 	bl	8006d40 <UART_CheckIdleState>
 8005ef6:	4603      	mov	r3, r0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b08b      	sub	sp, #44	; 0x2c
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f12:	2b20      	cmp	r3, #32
 8005f14:	d147      	bne.n	8005fa6 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <HAL_UART_Transmit_IT+0x22>
 8005f1c:	88fb      	ldrh	r3, [r7, #6]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e040      	b.n	8005fa8 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	88fa      	ldrh	r2, [r7, #6]
 8005f30:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	88fa      	ldrh	r2, [r7, #6]
 8005f38:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2221      	movs	r2, #33	; 0x21
 8005f4e:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f58:	d107      	bne.n	8005f6a <HAL_UART_Transmit_IT+0x6a>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d103      	bne.n	8005f6a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	4a13      	ldr	r2, [pc, #76]	; (8005fb4 <HAL_UART_Transmit_IT+0xb4>)
 8005f66:	66da      	str	r2, [r3, #108]	; 0x6c
 8005f68:	e002      	b.n	8005f70 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	4a12      	ldr	r2, [pc, #72]	; (8005fb8 <HAL_UART_Transmit_IT+0xb8>)
 8005f6e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	e853 3f00 	ldrex	r3, [r3]
 8005f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f84:	627b      	str	r3, [r7, #36]	; 0x24
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8e:	623b      	str	r3, [r7, #32]
 8005f90:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f92:	69f9      	ldr	r1, [r7, #28]
 8005f94:	6a3a      	ldr	r2, [r7, #32]
 8005f96:	e841 2300 	strex	r3, r2, [r1]
 8005f9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1e6      	bne.n	8005f70 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e000      	b.n	8005fa8 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005fa6:	2302      	movs	r3, #2
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	372c      	adds	r7, #44	; 0x2c
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr
 8005fb4:	080072a5 	.word	0x080072a5
 8005fb8:	080071ed 	.word	0x080071ed

08005fbc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	; 0x28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fd0:	2b20      	cmp	r3, #32
 8005fd2:	d137      	bne.n	8006044 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <HAL_UART_Receive_IT+0x24>
 8005fda:	88fb      	ldrh	r3, [r7, #6]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d101      	bne.n	8005fe4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e030      	b.n	8006046 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a18      	ldr	r2, [pc, #96]	; (8006050 <HAL_UART_Receive_IT+0x94>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d01f      	beq.n	8006034 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d018      	beq.n	8006034 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	613b      	str	r3, [r7, #16]
   return(result);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006016:	627b      	str	r3, [r7, #36]	; 0x24
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	623b      	str	r3, [r7, #32]
 8006022:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	69f9      	ldr	r1, [r7, #28]
 8006026:	6a3a      	ldr	r2, [r7, #32]
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	61bb      	str	r3, [r7, #24]
   return(result);
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e6      	bne.n	8006002 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006034:	88fb      	ldrh	r3, [r7, #6]
 8006036:	461a      	mov	r2, r3
 8006038:	68b9      	ldr	r1, [r7, #8]
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 ff96 	bl	8006f6c <UART_Start_Receive_IT>
 8006040:	4603      	mov	r3, r0
 8006042:	e000      	b.n	8006046 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006044:	2302      	movs	r3, #2
  }
}
 8006046:	4618      	mov	r0, r3
 8006048:	3728      	adds	r7, #40	; 0x28
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40008000 	.word	0x40008000

08006054 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b0ba      	sub	sp, #232	; 0xe8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800607a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800607e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006082:	4013      	ands	r3, r2
 8006084:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006088:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800608c:	2b00      	cmp	r3, #0
 800608e:	d115      	bne.n	80060bc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006094:	f003 0320 	and.w	r3, r3, #32
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00f      	beq.n	80060bc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800609c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060a0:	f003 0320 	and.w	r3, r3, #32
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d009      	beq.n	80060bc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 82ca 	beq.w	8006646 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	4798      	blx	r3
      }
      return;
 80060ba:	e2c4      	b.n	8006646 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80060bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 8117 	beq.w	80062f4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80060c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d106      	bne.n	80060e0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80060d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80060d6:	4b85      	ldr	r3, [pc, #532]	; (80062ec <HAL_UART_IRQHandler+0x298>)
 80060d8:	4013      	ands	r3, r2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 810a 	beq.w	80062f4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d011      	beq.n	8006110 <HAL_UART_IRQHandler+0xbc>
 80060ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00b      	beq.n	8006110 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2201      	movs	r2, #1
 80060fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006106:	f043 0201 	orr.w	r2, r3, #1
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d011      	beq.n	8006140 <HAL_UART_IRQHandler+0xec>
 800611c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00b      	beq.n	8006140 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2202      	movs	r2, #2
 800612e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006136:	f043 0204 	orr.w	r2, r3, #4
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d011      	beq.n	8006170 <HAL_UART_IRQHandler+0x11c>
 800614c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00b      	beq.n	8006170 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2204      	movs	r2, #4
 800615e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006166:	f043 0202 	orr.w	r2, r3, #2
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006174:	f003 0308 	and.w	r3, r3, #8
 8006178:	2b00      	cmp	r3, #0
 800617a:	d017      	beq.n	80061ac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800617c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006180:	f003 0320 	and.w	r3, r3, #32
 8006184:	2b00      	cmp	r3, #0
 8006186:	d105      	bne.n	8006194 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800618c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00b      	beq.n	80061ac <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2208      	movs	r2, #8
 800619a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061a2:	f043 0208 	orr.w	r2, r3, #8
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d012      	beq.n	80061de <HAL_UART_IRQHandler+0x18a>
 80061b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d00c      	beq.n	80061de <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061d4:	f043 0220 	orr.w	r2, r3, #32
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 8230 	beq.w	800664a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80061ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00d      	beq.n	8006212 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006218:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006226:	2b40      	cmp	r3, #64	; 0x40
 8006228:	d005      	beq.n	8006236 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800622a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800622e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006232:	2b00      	cmp	r3, #0
 8006234:	d04f      	beq.n	80062d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 ff5e 	bl	80070f8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006246:	2b40      	cmp	r3, #64	; 0x40
 8006248:	d141      	bne.n	80062ce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3308      	adds	r3, #8
 8006250:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006254:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006258:	e853 3f00 	ldrex	r3, [r3]
 800625c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006260:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006264:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006268:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3308      	adds	r3, #8
 8006272:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006276:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800627a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006282:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006286:	e841 2300 	strex	r3, r2, [r1]
 800628a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800628e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1d9      	bne.n	800624a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800629a:	2b00      	cmp	r3, #0
 800629c:	d013      	beq.n	80062c6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062a2:	4a13      	ldr	r2, [pc, #76]	; (80062f0 <HAL_UART_IRQHandler+0x29c>)
 80062a4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7fd fab0 	bl	8003810 <HAL_DMA_Abort_IT>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d017      	beq.n	80062e6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80062c0:	4610      	mov	r0, r2
 80062c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c4:	e00f      	b.n	80062e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f9ca 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062cc:	e00b      	b.n	80062e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f9c6 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d4:	e007      	b.n	80062e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f9c2 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80062e4:	e1b1      	b.n	800664a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e6:	bf00      	nop
    return;
 80062e8:	e1af      	b.n	800664a <HAL_UART_IRQHandler+0x5f6>
 80062ea:	bf00      	nop
 80062ec:	04000120 	.word	0x04000120
 80062f0:	080071c1 	.word	0x080071c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	f040 816a 	bne.w	80065d2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006302:	f003 0310 	and.w	r3, r3, #16
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 8163 	beq.w	80065d2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800630c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006310:	f003 0310 	and.w	r3, r3, #16
 8006314:	2b00      	cmp	r3, #0
 8006316:	f000 815c 	beq.w	80065d2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2210      	movs	r2, #16
 8006320:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632c:	2b40      	cmp	r3, #64	; 0x40
 800632e:	f040 80d4 	bne.w	80064da <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800633e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 80ad 	beq.w	80064a2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800634e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006352:	429a      	cmp	r2, r3
 8006354:	f080 80a5 	bcs.w	80064a2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800635e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	f040 8086 	bne.w	8006480 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006388:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800638c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006390:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800639e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80063a2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80063aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063ae:	e841 2300 	strex	r3, r2, [r1]
 80063b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80063b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1da      	bne.n	8006374 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3308      	adds	r3, #8
 80063c4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80063ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063d0:	f023 0301 	bic.w	r3, r3, #1
 80063d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3308      	adds	r3, #8
 80063de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063e6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063ee:	e841 2300 	strex	r3, r2, [r1]
 80063f2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1e1      	bne.n	80063be <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	3308      	adds	r3, #8
 8006400:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006402:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006404:	e853 3f00 	ldrex	r3, [r3]
 8006408:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800640a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800640c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006410:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	3308      	adds	r3, #8
 800641a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800641e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006420:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006422:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006424:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006426:	e841 2300 	strex	r3, r2, [r1]
 800642a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800642c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e3      	bne.n	80063fa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2220      	movs	r2, #32
 8006436:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006448:	e853 3f00 	ldrex	r3, [r3]
 800644c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800644e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006450:	f023 0310 	bic.w	r3, r3, #16
 8006454:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	461a      	mov	r2, r3
 800645e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006462:	65bb      	str	r3, [r7, #88]	; 0x58
 8006464:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006468:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e4      	bne.n	8006440 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800647a:	4618      	mov	r0, r3
 800647c:	f7fd f98a 	bl	8003794 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006492:	b29b      	uxth	r3, r3
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	b29b      	uxth	r3, r3
 8006498:	4619      	mov	r1, r3
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f8ea 	bl	8006674 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064a0:	e0d5      	b.n	800664e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80064a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064ac:	429a      	cmp	r2, r3
 80064ae:	f040 80ce 	bne.w	800664e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b20      	cmp	r3, #32
 80064c0:	f040 80c5 	bne.w	800664e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2202      	movs	r2, #2
 80064c8:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80064d0:	4619      	mov	r1, r3
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f8ce 	bl	8006674 <HAL_UARTEx_RxEventCallback>
      return;
 80064d8:	e0b9      	b.n	800664e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f000 80ab 	beq.w	8006652 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80064fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 80a6 	beq.w	8006652 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650e:	e853 3f00 	ldrex	r3, [r3]
 8006512:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006516:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800651a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006528:	647b      	str	r3, [r7, #68]	; 0x44
 800652a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800652e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006530:	e841 2300 	strex	r3, r2, [r1]
 8006534:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006538:	2b00      	cmp	r3, #0
 800653a:	d1e4      	bne.n	8006506 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	3308      	adds	r3, #8
 8006542:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006546:	e853 3f00 	ldrex	r3, [r3]
 800654a:	623b      	str	r3, [r7, #32]
   return(result);
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	f023 0301 	bic.w	r3, r3, #1
 8006552:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3308      	adds	r3, #8
 800655c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006560:	633a      	str	r2, [r7, #48]	; 0x30
 8006562:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006564:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006568:	e841 2300 	strex	r3, r2, [r1]
 800656c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800656e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1e3      	bne.n	800653c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	e853 3f00 	ldrex	r3, [r3]
 8006594:	60fb      	str	r3, [r7, #12]
   return(result);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f023 0310 	bic.w	r3, r3, #16
 800659c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	461a      	mov	r2, r3
 80065a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065aa:	61fb      	str	r3, [r7, #28]
 80065ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	69b9      	ldr	r1, [r7, #24]
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	617b      	str	r3, [r7, #20]
   return(result);
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e4      	bne.n	8006588 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2202      	movs	r2, #2
 80065c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065c8:	4619      	mov	r1, r3
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f852 	bl	8006674 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065d0:	e03f      	b.n	8006652 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00e      	beq.n	80065fc <HAL_UART_IRQHandler+0x5a8>
 80065de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d008      	beq.n	80065fc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80065f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f001 f89b 	bl	8007730 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065fa:	e02d      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80065fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00e      	beq.n	8006626 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800660c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006610:	2b00      	cmp	r3, #0
 8006612:	d008      	beq.n	8006626 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006618:	2b00      	cmp	r3, #0
 800661a:	d01c      	beq.n	8006656 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	4798      	blx	r3
    }
    return;
 8006624:	e017      	b.n	8006656 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800662a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d012      	beq.n	8006658 <HAL_UART_IRQHandler+0x604>
 8006632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00c      	beq.n	8006658 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fe90 	bl	8007364 <UART_EndTransmit_IT>
    return;
 8006644:	e008      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
      return;
 8006646:	bf00      	nop
 8006648:	e006      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
    return;
 800664a:	bf00      	nop
 800664c:	e004      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
      return;
 800664e:	bf00      	nop
 8006650:	e002      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
      return;
 8006652:	bf00      	nop
 8006654:	e000      	b.n	8006658 <HAL_UART_IRQHandler+0x604>
    return;
 8006656:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006658:	37e8      	adds	r7, #232	; 0xe8
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop

08006660 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800668c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006690:	b08a      	sub	sp, #40	; 0x28
 8006692:	af00      	add	r7, sp, #0
 8006694:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	431a      	orrs	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	431a      	orrs	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	4ba4      	ldr	r3, [pc, #656]	; (800694c <UART_SetConfig+0x2c0>)
 80066bc:	4013      	ands	r3, r2
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	6812      	ldr	r2, [r2, #0]
 80066c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066c4:	430b      	orrs	r3, r1
 80066c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	68da      	ldr	r2, [r3, #12]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a99      	ldr	r2, [pc, #612]	; (8006950 <UART_SetConfig+0x2c4>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d004      	beq.n	80066f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066f4:	4313      	orrs	r3, r2
 80066f6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006708:	430a      	orrs	r2, r1
 800670a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a90      	ldr	r2, [pc, #576]	; (8006954 <UART_SetConfig+0x2c8>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d126      	bne.n	8006764 <UART_SetConfig+0xd8>
 8006716:	4b90      	ldr	r3, [pc, #576]	; (8006958 <UART_SetConfig+0x2cc>)
 8006718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800671c:	f003 0303 	and.w	r3, r3, #3
 8006720:	2b03      	cmp	r3, #3
 8006722:	d81b      	bhi.n	800675c <UART_SetConfig+0xd0>
 8006724:	a201      	add	r2, pc, #4	; (adr r2, 800672c <UART_SetConfig+0xa0>)
 8006726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800672a:	bf00      	nop
 800672c:	0800673d 	.word	0x0800673d
 8006730:	0800674d 	.word	0x0800674d
 8006734:	08006745 	.word	0x08006745
 8006738:	08006755 	.word	0x08006755
 800673c:	2301      	movs	r3, #1
 800673e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006742:	e116      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006744:	2302      	movs	r3, #2
 8006746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800674a:	e112      	b.n	8006972 <UART_SetConfig+0x2e6>
 800674c:	2304      	movs	r3, #4
 800674e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006752:	e10e      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006754:	2308      	movs	r3, #8
 8006756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800675a:	e10a      	b.n	8006972 <UART_SetConfig+0x2e6>
 800675c:	2310      	movs	r3, #16
 800675e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006762:	e106      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a7c      	ldr	r2, [pc, #496]	; (800695c <UART_SetConfig+0x2d0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d138      	bne.n	80067e0 <UART_SetConfig+0x154>
 800676e:	4b7a      	ldr	r3, [pc, #488]	; (8006958 <UART_SetConfig+0x2cc>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f003 030c 	and.w	r3, r3, #12
 8006778:	2b0c      	cmp	r3, #12
 800677a:	d82d      	bhi.n	80067d8 <UART_SetConfig+0x14c>
 800677c:	a201      	add	r2, pc, #4	; (adr r2, 8006784 <UART_SetConfig+0xf8>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	080067b9 	.word	0x080067b9
 8006788:	080067d9 	.word	0x080067d9
 800678c:	080067d9 	.word	0x080067d9
 8006790:	080067d9 	.word	0x080067d9
 8006794:	080067c9 	.word	0x080067c9
 8006798:	080067d9 	.word	0x080067d9
 800679c:	080067d9 	.word	0x080067d9
 80067a0:	080067d9 	.word	0x080067d9
 80067a4:	080067c1 	.word	0x080067c1
 80067a8:	080067d9 	.word	0x080067d9
 80067ac:	080067d9 	.word	0x080067d9
 80067b0:	080067d9 	.word	0x080067d9
 80067b4:	080067d1 	.word	0x080067d1
 80067b8:	2300      	movs	r3, #0
 80067ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067be:	e0d8      	b.n	8006972 <UART_SetConfig+0x2e6>
 80067c0:	2302      	movs	r3, #2
 80067c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067c6:	e0d4      	b.n	8006972 <UART_SetConfig+0x2e6>
 80067c8:	2304      	movs	r3, #4
 80067ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067ce:	e0d0      	b.n	8006972 <UART_SetConfig+0x2e6>
 80067d0:	2308      	movs	r3, #8
 80067d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067d6:	e0cc      	b.n	8006972 <UART_SetConfig+0x2e6>
 80067d8:	2310      	movs	r3, #16
 80067da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067de:	e0c8      	b.n	8006972 <UART_SetConfig+0x2e6>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a5e      	ldr	r2, [pc, #376]	; (8006960 <UART_SetConfig+0x2d4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d125      	bne.n	8006836 <UART_SetConfig+0x1aa>
 80067ea:	4b5b      	ldr	r3, [pc, #364]	; (8006958 <UART_SetConfig+0x2cc>)
 80067ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067f4:	2b30      	cmp	r3, #48	; 0x30
 80067f6:	d016      	beq.n	8006826 <UART_SetConfig+0x19a>
 80067f8:	2b30      	cmp	r3, #48	; 0x30
 80067fa:	d818      	bhi.n	800682e <UART_SetConfig+0x1a2>
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d00a      	beq.n	8006816 <UART_SetConfig+0x18a>
 8006800:	2b20      	cmp	r3, #32
 8006802:	d814      	bhi.n	800682e <UART_SetConfig+0x1a2>
 8006804:	2b00      	cmp	r3, #0
 8006806:	d002      	beq.n	800680e <UART_SetConfig+0x182>
 8006808:	2b10      	cmp	r3, #16
 800680a:	d008      	beq.n	800681e <UART_SetConfig+0x192>
 800680c:	e00f      	b.n	800682e <UART_SetConfig+0x1a2>
 800680e:	2300      	movs	r3, #0
 8006810:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006814:	e0ad      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006816:	2302      	movs	r3, #2
 8006818:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800681c:	e0a9      	b.n	8006972 <UART_SetConfig+0x2e6>
 800681e:	2304      	movs	r3, #4
 8006820:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006824:	e0a5      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006826:	2308      	movs	r3, #8
 8006828:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800682c:	e0a1      	b.n	8006972 <UART_SetConfig+0x2e6>
 800682e:	2310      	movs	r3, #16
 8006830:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006834:	e09d      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a4a      	ldr	r2, [pc, #296]	; (8006964 <UART_SetConfig+0x2d8>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d125      	bne.n	800688c <UART_SetConfig+0x200>
 8006840:	4b45      	ldr	r3, [pc, #276]	; (8006958 <UART_SetConfig+0x2cc>)
 8006842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006846:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800684a:	2bc0      	cmp	r3, #192	; 0xc0
 800684c:	d016      	beq.n	800687c <UART_SetConfig+0x1f0>
 800684e:	2bc0      	cmp	r3, #192	; 0xc0
 8006850:	d818      	bhi.n	8006884 <UART_SetConfig+0x1f8>
 8006852:	2b80      	cmp	r3, #128	; 0x80
 8006854:	d00a      	beq.n	800686c <UART_SetConfig+0x1e0>
 8006856:	2b80      	cmp	r3, #128	; 0x80
 8006858:	d814      	bhi.n	8006884 <UART_SetConfig+0x1f8>
 800685a:	2b00      	cmp	r3, #0
 800685c:	d002      	beq.n	8006864 <UART_SetConfig+0x1d8>
 800685e:	2b40      	cmp	r3, #64	; 0x40
 8006860:	d008      	beq.n	8006874 <UART_SetConfig+0x1e8>
 8006862:	e00f      	b.n	8006884 <UART_SetConfig+0x1f8>
 8006864:	2300      	movs	r3, #0
 8006866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800686a:	e082      	b.n	8006972 <UART_SetConfig+0x2e6>
 800686c:	2302      	movs	r3, #2
 800686e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006872:	e07e      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006874:	2304      	movs	r3, #4
 8006876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800687a:	e07a      	b.n	8006972 <UART_SetConfig+0x2e6>
 800687c:	2308      	movs	r3, #8
 800687e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006882:	e076      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006884:	2310      	movs	r3, #16
 8006886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800688a:	e072      	b.n	8006972 <UART_SetConfig+0x2e6>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a35      	ldr	r2, [pc, #212]	; (8006968 <UART_SetConfig+0x2dc>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d12a      	bne.n	80068ec <UART_SetConfig+0x260>
 8006896:	4b30      	ldr	r3, [pc, #192]	; (8006958 <UART_SetConfig+0x2cc>)
 8006898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800689c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068a4:	d01a      	beq.n	80068dc <UART_SetConfig+0x250>
 80068a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068aa:	d81b      	bhi.n	80068e4 <UART_SetConfig+0x258>
 80068ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068b0:	d00c      	beq.n	80068cc <UART_SetConfig+0x240>
 80068b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068b6:	d815      	bhi.n	80068e4 <UART_SetConfig+0x258>
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <UART_SetConfig+0x238>
 80068bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068c0:	d008      	beq.n	80068d4 <UART_SetConfig+0x248>
 80068c2:	e00f      	b.n	80068e4 <UART_SetConfig+0x258>
 80068c4:	2300      	movs	r3, #0
 80068c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068ca:	e052      	b.n	8006972 <UART_SetConfig+0x2e6>
 80068cc:	2302      	movs	r3, #2
 80068ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068d2:	e04e      	b.n	8006972 <UART_SetConfig+0x2e6>
 80068d4:	2304      	movs	r3, #4
 80068d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068da:	e04a      	b.n	8006972 <UART_SetConfig+0x2e6>
 80068dc:	2308      	movs	r3, #8
 80068de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068e2:	e046      	b.n	8006972 <UART_SetConfig+0x2e6>
 80068e4:	2310      	movs	r3, #16
 80068e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068ea:	e042      	b.n	8006972 <UART_SetConfig+0x2e6>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a17      	ldr	r2, [pc, #92]	; (8006950 <UART_SetConfig+0x2c4>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d13a      	bne.n	800696c <UART_SetConfig+0x2e0>
 80068f6:	4b18      	ldr	r3, [pc, #96]	; (8006958 <UART_SetConfig+0x2cc>)
 80068f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006900:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006904:	d01a      	beq.n	800693c <UART_SetConfig+0x2b0>
 8006906:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800690a:	d81b      	bhi.n	8006944 <UART_SetConfig+0x2b8>
 800690c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006910:	d00c      	beq.n	800692c <UART_SetConfig+0x2a0>
 8006912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006916:	d815      	bhi.n	8006944 <UART_SetConfig+0x2b8>
 8006918:	2b00      	cmp	r3, #0
 800691a:	d003      	beq.n	8006924 <UART_SetConfig+0x298>
 800691c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006920:	d008      	beq.n	8006934 <UART_SetConfig+0x2a8>
 8006922:	e00f      	b.n	8006944 <UART_SetConfig+0x2b8>
 8006924:	2300      	movs	r3, #0
 8006926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800692a:	e022      	b.n	8006972 <UART_SetConfig+0x2e6>
 800692c:	2302      	movs	r3, #2
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006932:	e01e      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006934:	2304      	movs	r3, #4
 8006936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800693a:	e01a      	b.n	8006972 <UART_SetConfig+0x2e6>
 800693c:	2308      	movs	r3, #8
 800693e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006942:	e016      	b.n	8006972 <UART_SetConfig+0x2e6>
 8006944:	2310      	movs	r3, #16
 8006946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800694a:	e012      	b.n	8006972 <UART_SetConfig+0x2e6>
 800694c:	efff69f3 	.word	0xefff69f3
 8006950:	40008000 	.word	0x40008000
 8006954:	40013800 	.word	0x40013800
 8006958:	40021000 	.word	0x40021000
 800695c:	40004400 	.word	0x40004400
 8006960:	40004800 	.word	0x40004800
 8006964:	40004c00 	.word	0x40004c00
 8006968:	40005000 	.word	0x40005000
 800696c:	2310      	movs	r3, #16
 800696e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a9f      	ldr	r2, [pc, #636]	; (8006bf4 <UART_SetConfig+0x568>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d17a      	bne.n	8006a72 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800697c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006980:	2b08      	cmp	r3, #8
 8006982:	d824      	bhi.n	80069ce <UART_SetConfig+0x342>
 8006984:	a201      	add	r2, pc, #4	; (adr r2, 800698c <UART_SetConfig+0x300>)
 8006986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800698a:	bf00      	nop
 800698c:	080069b1 	.word	0x080069b1
 8006990:	080069cf 	.word	0x080069cf
 8006994:	080069b9 	.word	0x080069b9
 8006998:	080069cf 	.word	0x080069cf
 800699c:	080069bf 	.word	0x080069bf
 80069a0:	080069cf 	.word	0x080069cf
 80069a4:	080069cf 	.word	0x080069cf
 80069a8:	080069cf 	.word	0x080069cf
 80069ac:	080069c7 	.word	0x080069c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069b0:	f7fd ffd0 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 80069b4:	61f8      	str	r0, [r7, #28]
        break;
 80069b6:	e010      	b.n	80069da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069b8:	4b8f      	ldr	r3, [pc, #572]	; (8006bf8 <UART_SetConfig+0x56c>)
 80069ba:	61fb      	str	r3, [r7, #28]
        break;
 80069bc:	e00d      	b.n	80069da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069be:	f7fd ff31 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80069c2:	61f8      	str	r0, [r7, #28]
        break;
 80069c4:	e009      	b.n	80069da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069ca:	61fb      	str	r3, [r7, #28]
        break;
 80069cc:	e005      	b.n	80069da <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f000 80fb 	beq.w	8006bd8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	4613      	mov	r3, r2
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	4413      	add	r3, r2
 80069ec:	69fa      	ldr	r2, [r7, #28]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d305      	bcc.n	80069fe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069f8:	69fa      	ldr	r2, [r7, #28]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d903      	bls.n	8006a06 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006a04:	e0e8      	b.n	8006bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	461c      	mov	r4, r3
 8006a0c:	4615      	mov	r5, r2
 8006a0e:	f04f 0200 	mov.w	r2, #0
 8006a12:	f04f 0300 	mov.w	r3, #0
 8006a16:	022b      	lsls	r3, r5, #8
 8006a18:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006a1c:	0222      	lsls	r2, r4, #8
 8006a1e:	68f9      	ldr	r1, [r7, #12]
 8006a20:	6849      	ldr	r1, [r1, #4]
 8006a22:	0849      	lsrs	r1, r1, #1
 8006a24:	2000      	movs	r0, #0
 8006a26:	4688      	mov	r8, r1
 8006a28:	4681      	mov	r9, r0
 8006a2a:	eb12 0a08 	adds.w	sl, r2, r8
 8006a2e:	eb43 0b09 	adc.w	fp, r3, r9
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	603b      	str	r3, [r7, #0]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a40:	4650      	mov	r0, sl
 8006a42:	4659      	mov	r1, fp
 8006a44:	f7f9 fefa 	bl	800083c <__aeabi_uldivmod>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a56:	d308      	bcc.n	8006a6a <UART_SetConfig+0x3de>
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a5e:	d204      	bcs.n	8006a6a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	69ba      	ldr	r2, [r7, #24]
 8006a66:	60da      	str	r2, [r3, #12]
 8006a68:	e0b6      	b.n	8006bd8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006a70:	e0b2      	b.n	8006bd8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a7a:	d15e      	bne.n	8006b3a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006a7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d828      	bhi.n	8006ad6 <UART_SetConfig+0x44a>
 8006a84:	a201      	add	r2, pc, #4	; (adr r2, 8006a8c <UART_SetConfig+0x400>)
 8006a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8a:	bf00      	nop
 8006a8c:	08006ab1 	.word	0x08006ab1
 8006a90:	08006ab9 	.word	0x08006ab9
 8006a94:	08006ac1 	.word	0x08006ac1
 8006a98:	08006ad7 	.word	0x08006ad7
 8006a9c:	08006ac7 	.word	0x08006ac7
 8006aa0:	08006ad7 	.word	0x08006ad7
 8006aa4:	08006ad7 	.word	0x08006ad7
 8006aa8:	08006ad7 	.word	0x08006ad7
 8006aac:	08006acf 	.word	0x08006acf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ab0:	f7fd ff50 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8006ab4:	61f8      	str	r0, [r7, #28]
        break;
 8006ab6:	e014      	b.n	8006ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ab8:	f7fd ff62 	bl	8004980 <HAL_RCC_GetPCLK2Freq>
 8006abc:	61f8      	str	r0, [r7, #28]
        break;
 8006abe:	e010      	b.n	8006ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ac0:	4b4d      	ldr	r3, [pc, #308]	; (8006bf8 <UART_SetConfig+0x56c>)
 8006ac2:	61fb      	str	r3, [r7, #28]
        break;
 8006ac4:	e00d      	b.n	8006ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ac6:	f7fd fead 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 8006aca:	61f8      	str	r0, [r7, #28]
        break;
 8006acc:	e009      	b.n	8006ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ace:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ad2:	61fb      	str	r3, [r7, #28]
        break;
 8006ad4:	e005      	b.n	8006ae2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006ae0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d077      	beq.n	8006bd8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	005a      	lsls	r2, r3, #1
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	085b      	lsrs	r3, r3, #1
 8006af2:	441a      	add	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006afc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	2b0f      	cmp	r3, #15
 8006b02:	d916      	bls.n	8006b32 <UART_SetConfig+0x4a6>
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b0a:	d212      	bcs.n	8006b32 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	f023 030f 	bic.w	r3, r3, #15
 8006b14:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	085b      	lsrs	r3, r3, #1
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	f003 0307 	and.w	r3, r3, #7
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	8afb      	ldrh	r3, [r7, #22]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	8afa      	ldrh	r2, [r7, #22]
 8006b2e:	60da      	str	r2, [r3, #12]
 8006b30:	e052      	b.n	8006bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006b38:	e04e      	b.n	8006bd8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d827      	bhi.n	8006b92 <UART_SetConfig+0x506>
 8006b42:	a201      	add	r2, pc, #4	; (adr r2, 8006b48 <UART_SetConfig+0x4bc>)
 8006b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b48:	08006b6d 	.word	0x08006b6d
 8006b4c:	08006b75 	.word	0x08006b75
 8006b50:	08006b7d 	.word	0x08006b7d
 8006b54:	08006b93 	.word	0x08006b93
 8006b58:	08006b83 	.word	0x08006b83
 8006b5c:	08006b93 	.word	0x08006b93
 8006b60:	08006b93 	.word	0x08006b93
 8006b64:	08006b93 	.word	0x08006b93
 8006b68:	08006b8b 	.word	0x08006b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b6c:	f7fd fef2 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8006b70:	61f8      	str	r0, [r7, #28]
        break;
 8006b72:	e014      	b.n	8006b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b74:	f7fd ff04 	bl	8004980 <HAL_RCC_GetPCLK2Freq>
 8006b78:	61f8      	str	r0, [r7, #28]
        break;
 8006b7a:	e010      	b.n	8006b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b7c:	4b1e      	ldr	r3, [pc, #120]	; (8006bf8 <UART_SetConfig+0x56c>)
 8006b7e:	61fb      	str	r3, [r7, #28]
        break;
 8006b80:	e00d      	b.n	8006b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b82:	f7fd fe4f 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 8006b86:	61f8      	str	r0, [r7, #28]
        break;
 8006b88:	e009      	b.n	8006b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b8e:	61fb      	str	r3, [r7, #28]
        break;
 8006b90:	e005      	b.n	8006b9e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006b92:	2300      	movs	r3, #0
 8006b94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006b9c:	bf00      	nop
    }

    if (pclk != 0U)
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d019      	beq.n	8006bd8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	085a      	lsrs	r2, r3, #1
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	441a      	add	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	2b0f      	cmp	r3, #15
 8006bbc:	d909      	bls.n	8006bd2 <UART_SetConfig+0x546>
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bc4:	d205      	bcs.n	8006bd2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60da      	str	r2, [r3, #12]
 8006bd0:	e002      	b.n	8006bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006be4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3728      	adds	r7, #40	; 0x28
 8006bec:	46bd      	mov	sp, r7
 8006bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40008000 	.word	0x40008000
 8006bf8:	00f42400 	.word	0x00f42400

08006bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	f003 0308 	and.w	r3, r3, #8
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00a      	beq.n	8006c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00a      	beq.n	8006c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00a      	beq.n	8006c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6e:	f003 0304 	and.w	r3, r3, #4
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00a      	beq.n	8006c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb2:	f003 0320 	and.w	r3, r3, #32
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01a      	beq.n	8006d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cfa:	d10a      	bne.n	8006d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	430a      	orrs	r2, r1
 8006d32:	605a      	str	r2, [r3, #4]
  }
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b098      	sub	sp, #96	; 0x60
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d50:	f7fb f974 	bl	800203c <HAL_GetTick>
 8006d54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0308 	and.w	r3, r3, #8
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d12e      	bne.n	8006dc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f88c 	bl	8006e90 <UART_WaitOnFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d021      	beq.n	8006dc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d86:	e853 3f00 	ldrex	r3, [r3]
 8006d8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d92:	653b      	str	r3, [r7, #80]	; 0x50
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	461a      	mov	r2, r3
 8006d9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006da2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e6      	bne.n	8006d7e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e062      	b.n	8006e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0304 	and.w	r3, r3, #4
 8006dcc:	2b04      	cmp	r3, #4
 8006dce:	d149      	bne.n	8006e64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f856 	bl	8006e90 <UART_WaitOnFlagUntilTimeout>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d03c      	beq.n	8006e64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	623b      	str	r3, [r7, #32]
   return(result);
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	461a      	mov	r2, r3
 8006e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e08:	633b      	str	r3, [r7, #48]	; 0x30
 8006e0a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e6      	bne.n	8006dea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3308      	adds	r3, #8
 8006e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
 8006e32:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e3c:	61fa      	str	r2, [r7, #28]
 8006e3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	69b9      	ldr	r1, [r7, #24]
 8006e42:	69fa      	ldr	r2, [r7, #28]
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	617b      	str	r3, [r7, #20]
   return(result);
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e011      	b.n	8006e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2220      	movs	r2, #32
 8006e68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3758      	adds	r7, #88	; 0x58
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	603b      	str	r3, [r7, #0]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ea0:	e04f      	b.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea8:	d04b      	beq.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eaa:	f7fb f8c7 	bl	800203c <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	69ba      	ldr	r2, [r7, #24]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d302      	bcc.n	8006ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e04e      	b.n	8006f62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0304 	and.w	r3, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d037      	beq.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	2b80      	cmp	r3, #128	; 0x80
 8006ed6:	d034      	beq.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	2b40      	cmp	r3, #64	; 0x40
 8006edc:	d031      	beq.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	69db      	ldr	r3, [r3, #28]
 8006ee4:	f003 0308 	and.w	r3, r3, #8
 8006ee8:	2b08      	cmp	r3, #8
 8006eea:	d110      	bne.n	8006f0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2208      	movs	r2, #8
 8006ef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f8ff 	bl	80070f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2208      	movs	r2, #8
 8006efe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e029      	b.n	8006f62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	69db      	ldr	r3, [r3, #28]
 8006f14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f1c:	d111      	bne.n	8006f42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f000 f8e5 	bl	80070f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2220      	movs	r2, #32
 8006f32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e00f      	b.n	8006f62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69da      	ldr	r2, [r3, #28]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	bf0c      	ite	eq
 8006f52:	2301      	moveq	r3, #1
 8006f54:	2300      	movne	r3, #0
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	461a      	mov	r2, r3
 8006f5a:	79fb      	ldrb	r3, [r7, #7]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d0a0      	beq.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
	...

08006f6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b097      	sub	sp, #92	; 0x5c
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	4613      	mov	r3, r2
 8006f78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	88fa      	ldrh	r2, [r7, #6]
 8006f84:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	88fa      	ldrh	r2, [r7, #6]
 8006f8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f9e:	d10e      	bne.n	8006fbe <UART_Start_Receive_IT+0x52>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d105      	bne.n	8006fb4 <UART_Start_Receive_IT+0x48>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006fae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fb2:	e02d      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	22ff      	movs	r2, #255	; 0xff
 8006fb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fbc:	e028      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10d      	bne.n	8006fe2 <UART_Start_Receive_IT+0x76>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d104      	bne.n	8006fd8 <UART_Start_Receive_IT+0x6c>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	22ff      	movs	r2, #255	; 0xff
 8006fd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fd6:	e01b      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	227f      	movs	r2, #127	; 0x7f
 8006fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006fe0:	e016      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fea:	d10d      	bne.n	8007008 <UART_Start_Receive_IT+0x9c>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d104      	bne.n	8006ffe <UART_Start_Receive_IT+0x92>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	227f      	movs	r2, #127	; 0x7f
 8006ff8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ffc:	e008      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	223f      	movs	r2, #63	; 0x3f
 8007002:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007006:	e003      	b.n	8007010 <UART_Start_Receive_IT+0xa4>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2222      	movs	r2, #34	; 0x22
 800701c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	3308      	adds	r3, #8
 8007026:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007032:	f043 0301 	orr.w	r3, r3, #1
 8007036:	657b      	str	r3, [r7, #84]	; 0x54
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3308      	adds	r3, #8
 800703e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007040:	64ba      	str	r2, [r7, #72]	; 0x48
 8007042:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800704e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e5      	bne.n	8007020 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800705c:	d107      	bne.n	800706e <UART_Start_Receive_IT+0x102>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d103      	bne.n	800706e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	4a21      	ldr	r2, [pc, #132]	; (80070f0 <UART_Start_Receive_IT+0x184>)
 800706a:	669a      	str	r2, [r3, #104]	; 0x68
 800706c:	e002      	b.n	8007074 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4a20      	ldr	r2, [pc, #128]	; (80070f4 <UART_Start_Receive_IT+0x188>)
 8007072:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d019      	beq.n	80070b0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007084:	e853 3f00 	ldrex	r3, [r3]
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007090:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	461a      	mov	r2, r3
 8007098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800709a:	637b      	str	r3, [r7, #52]	; 0x34
 800709c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070a2:	e841 2300 	strex	r3, r2, [r1]
 80070a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80070a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1e6      	bne.n	800707c <UART_Start_Receive_IT+0x110>
 80070ae:	e018      	b.n	80070e2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	e853 3f00 	ldrex	r3, [r3]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f043 0320 	orr.w	r3, r3, #32
 80070c4:	653b      	str	r3, [r7, #80]	; 0x50
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070ce:	623b      	str	r3, [r7, #32]
 80070d0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	69f9      	ldr	r1, [r7, #28]
 80070d4:	6a3a      	ldr	r2, [r7, #32]
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	61bb      	str	r3, [r7, #24]
   return(result);
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e6      	bne.n	80070b0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	375c      	adds	r7, #92	; 0x5c
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	08007575 	.word	0x08007575
 80070f4:	080073b9 	.word	0x080073b9

080070f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b095      	sub	sp, #84	; 0x54
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007108:	e853 3f00 	ldrex	r3, [r3]
 800710c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800710e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007110:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007114:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800711e:	643b      	str	r3, [r7, #64]	; 0x40
 8007120:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007124:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1e6      	bne.n	8007100 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3308      	adds	r3, #8
 8007138:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713a:	6a3b      	ldr	r3, [r7, #32]
 800713c:	e853 3f00 	ldrex	r3, [r3]
 8007140:	61fb      	str	r3, [r7, #28]
   return(result);
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	f023 0301 	bic.w	r3, r3, #1
 8007148:	64bb      	str	r3, [r7, #72]	; 0x48
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007152:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007154:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e5      	bne.n	8007132 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800716a:	2b01      	cmp	r3, #1
 800716c:	d118      	bne.n	80071a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	e853 3f00 	ldrex	r3, [r3]
 800717a:	60bb      	str	r3, [r7, #8]
   return(result);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f023 0310 	bic.w	r3, r3, #16
 8007182:	647b      	str	r3, [r7, #68]	; 0x44
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	461a      	mov	r2, r3
 800718a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007190:	6979      	ldr	r1, [r7, #20]
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	e841 2300 	strex	r3, r2, [r1]
 8007198:	613b      	str	r3, [r7, #16]
   return(result);
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1e6      	bne.n	800716e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80071b4:	bf00      	nop
 80071b6:	3754      	adds	r7, #84	; 0x54
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f7ff fa3e 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071e4:	bf00      	nop
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b08f      	sub	sp, #60	; 0x3c
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071f8:	2b21      	cmp	r3, #33	; 0x21
 80071fa:	d14d      	bne.n	8007298 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007202:	b29b      	uxth	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	d132      	bne.n	800726e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720e:	6a3b      	ldr	r3, [r7, #32]
 8007210:	e853 3f00 	ldrex	r3, [r3]
 8007214:	61fb      	str	r3, [r7, #28]
   return(result);
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800721c:	637b      	str	r3, [r7, #52]	; 0x34
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	461a      	mov	r2, r3
 8007224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007226:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007228:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800722c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800722e:	e841 2300 	strex	r3, r2, [r1]
 8007232:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1e6      	bne.n	8007208 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	e853 3f00 	ldrex	r3, [r3]
 8007246:	60bb      	str	r3, [r7, #8]
   return(result);
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800724e:	633b      	str	r3, [r7, #48]	; 0x30
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	461a      	mov	r2, r3
 8007256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007258:	61bb      	str	r3, [r7, #24]
 800725a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	6979      	ldr	r1, [r7, #20]
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	e841 2300 	strex	r3, r2, [r1]
 8007264:	613b      	str	r3, [r7, #16]
   return(result);
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e6      	bne.n	800723a <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800726c:	e014      	b.n	8007298 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007272:	781a      	ldrb	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	b292      	uxth	r2, r2
 800727a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800728c:	b29b      	uxth	r3, r3
 800728e:	3b01      	subs	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007298:	bf00      	nop
 800729a:	373c      	adds	r7, #60	; 0x3c
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b091      	sub	sp, #68	; 0x44
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072b0:	2b21      	cmp	r3, #33	; 0x21
 80072b2:	d151      	bne.n	8007358 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d132      	bne.n	8007326 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c8:	e853 3f00 	ldrex	r3, [r3]
 80072cc:	623b      	str	r3, [r7, #32]
   return(result);
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	461a      	mov	r2, r3
 80072dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072de:	633b      	str	r3, [r7, #48]	; 0x30
 80072e0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072e6:	e841 2300 	strex	r3, r2, [r1]
 80072ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1e6      	bne.n	80072c0 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	e853 3f00 	ldrex	r3, [r3]
 80072fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007306:	637b      	str	r3, [r7, #52]	; 0x34
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007310:	61fb      	str	r3, [r7, #28]
 8007312:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007314:	69b9      	ldr	r1, [r7, #24]
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	e841 2300 	strex	r3, r2, [r1]
 800731c:	617b      	str	r3, [r7, #20]
   return(result);
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e6      	bne.n	80072f2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007324:	e018      	b.n	8007358 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800732a:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800732c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800732e:	881a      	ldrh	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007338:	b292      	uxth	r2, r2
 800733a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007340:	1c9a      	adds	r2, r3, #2
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800734c:	b29b      	uxth	r3, r3
 800734e:	3b01      	subs	r3, #1
 8007350:	b29a      	uxth	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007358:	bf00      	nop
 800735a:	3744      	adds	r7, #68	; 0x44
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b088      	sub	sp, #32
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	60bb      	str	r3, [r7, #8]
   return(result);
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007380:	61fb      	str	r3, [r7, #28]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	61bb      	str	r3, [r7, #24]
 800738c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6979      	ldr	r1, [r7, #20]
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	613b      	str	r3, [r7, #16]
   return(result);
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e6      	bne.n	800736c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7fa f8f6 	bl	800159c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073b0:	bf00      	nop
 80073b2:	3720      	adds	r7, #32
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b09c      	sub	sp, #112	; 0x70
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80073c6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073d0:	2b22      	cmp	r3, #34	; 0x22
 80073d2:	f040 80be 	bne.w	8007552 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80073dc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80073e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80073e4:	b2d9      	uxtb	r1, r3
 80073e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f0:	400a      	ands	r2, r1
 80073f2:	b2d2      	uxtb	r2, r2
 80073f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073fa:	1c5a      	adds	r2, r3, #1
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007406:	b29b      	uxth	r3, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	b29a      	uxth	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007418:	b29b      	uxth	r3, r3
 800741a:	2b00      	cmp	r3, #0
 800741c:	f040 80a3 	bne.w	8007566 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800742e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007430:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007434:	66bb      	str	r3, [r7, #104]	; 0x68
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800743e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007440:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007444:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800744c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e6      	bne.n	8007420 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3308      	adds	r3, #8
 8007458:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	e853 3f00 	ldrex	r3, [r3]
 8007460:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007464:	f023 0301 	bic.w	r3, r3, #1
 8007468:	667b      	str	r3, [r7, #100]	; 0x64
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	3308      	adds	r3, #8
 8007470:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007472:	647a      	str	r2, [r7, #68]	; 0x44
 8007474:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007478:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1e5      	bne.n	8007452 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2220      	movs	r2, #32
 800748a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a34      	ldr	r2, [pc, #208]	; (8007570 <UART_RxISR_8BIT+0x1b8>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d01f      	beq.n	80074e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ba:	e853 3f00 	ldrex	r3, [r3]
 80074be:	623b      	str	r3, [r7, #32]
   return(result);
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80074c6:	663b      	str	r3, [r7, #96]	; 0x60
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	461a      	mov	r2, r3
 80074ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80074d0:	633b      	str	r3, [r7, #48]	; 0x30
 80074d2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e6      	bne.n	80074b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d12e      	bne.n	800754a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	e853 3f00 	ldrex	r3, [r3]
 80074fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0310 	bic.w	r3, r3, #16
 8007506:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	461a      	mov	r2, r3
 800750e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007510:	61fb      	str	r3, [r7, #28]
 8007512:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007514:	69b9      	ldr	r1, [r7, #24]
 8007516:	69fa      	ldr	r2, [r7, #28]
 8007518:	e841 2300 	strex	r3, r2, [r1]
 800751c:	617b      	str	r3, [r7, #20]
   return(result);
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1e6      	bne.n	80074f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	f003 0310 	and.w	r3, r3, #16
 800752e:	2b10      	cmp	r3, #16
 8007530:	d103      	bne.n	800753a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	2210      	movs	r2, #16
 8007538:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007540:	4619      	mov	r1, r3
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff f896 	bl	8006674 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007548:	e00d      	b.n	8007566 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f7f9 fffc 	bl	8001548 <HAL_UART_RxCpltCallback>
}
 8007550:	e009      	b.n	8007566 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	8b1b      	ldrh	r3, [r3, #24]
 8007558:	b29a      	uxth	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f042 0208 	orr.w	r2, r2, #8
 8007562:	b292      	uxth	r2, r2
 8007564:	831a      	strh	r2, [r3, #24]
}
 8007566:	bf00      	nop
 8007568:	3770      	adds	r7, #112	; 0x70
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	40008000 	.word	0x40008000

08007574 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b09c      	sub	sp, #112	; 0x70
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007582:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800758c:	2b22      	cmp	r3, #34	; 0x22
 800758e:	f040 80be 	bne.w	800770e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007598:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075a0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80075a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80075a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80075aa:	4013      	ands	r3, r2
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b6:	1c9a      	adds	r2, r3, #2
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	3b01      	subs	r3, #1
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f040 80a3 	bne.w	8007722 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80075ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075f0:	667b      	str	r3, [r7, #100]	; 0x64
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075fa:	657b      	str	r3, [r7, #84]	; 0x54
 80075fc:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007600:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007602:	e841 2300 	strex	r3, r2, [r1]
 8007606:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1e6      	bne.n	80075dc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	3308      	adds	r3, #8
 8007614:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007618:	e853 3f00 	ldrex	r3, [r3]
 800761c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800761e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007620:	f023 0301 	bic.w	r3, r3, #1
 8007624:	663b      	str	r3, [r7, #96]	; 0x60
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3308      	adds	r3, #8
 800762c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800762e:	643a      	str	r2, [r7, #64]	; 0x40
 8007630:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007634:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007636:	e841 2300 	strex	r3, r2, [r1]
 800763a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800763c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1e5      	bne.n	800760e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a34      	ldr	r2, [pc, #208]	; (800772c <UART_RxISR_16BIT+0x1b8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d01f      	beq.n	80076a0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d018      	beq.n	80076a0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	6a3b      	ldr	r3, [r7, #32]
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	61fb      	str	r3, [r7, #28]
   return(result);
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007682:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	461a      	mov	r2, r3
 800768a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800768c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800768e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007692:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e6      	bne.n	800766e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d12e      	bne.n	8007706 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	e853 3f00 	ldrex	r3, [r3]
 80076ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	f023 0310 	bic.w	r3, r3, #16
 80076c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d0:	6979      	ldr	r1, [r7, #20]
 80076d2:	69ba      	ldr	r2, [r7, #24]
 80076d4:	e841 2300 	strex	r3, r2, [r1]
 80076d8:	613b      	str	r3, [r7, #16]
   return(result);
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1e6      	bne.n	80076ae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	f003 0310 	and.w	r3, r3, #16
 80076ea:	2b10      	cmp	r3, #16
 80076ec:	d103      	bne.n	80076f6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2210      	movs	r2, #16
 80076f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076fc:	4619      	mov	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f7fe ffb8 	bl	8006674 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007704:	e00d      	b.n	8007722 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7f9 ff1e 	bl	8001548 <HAL_UART_RxCpltCallback>
}
 800770c:	e009      	b.n	8007722 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	8b1b      	ldrh	r3, [r3, #24]
 8007714:	b29a      	uxth	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0208 	orr.w	r2, r2, #8
 800771e:	b292      	uxth	r2, r2
 8007720:	831a      	strh	r2, [r3, #24]
}
 8007722:	bf00      	nop
 8007724:	3770      	adds	r7, #112	; 0x70
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	40008000 	.word	0x40008000

08007730 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <__NVIC_SetPriority>:
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	4603      	mov	r3, r0
 800774c:	6039      	str	r1, [r7, #0]
 800774e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007754:	2b00      	cmp	r3, #0
 8007756:	db0a      	blt.n	800776e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	b2da      	uxtb	r2, r3
 800775c:	490c      	ldr	r1, [pc, #48]	; (8007790 <__NVIC_SetPriority+0x4c>)
 800775e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007762:	0112      	lsls	r2, r2, #4
 8007764:	b2d2      	uxtb	r2, r2
 8007766:	440b      	add	r3, r1
 8007768:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800776c:	e00a      	b.n	8007784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	b2da      	uxtb	r2, r3
 8007772:	4908      	ldr	r1, [pc, #32]	; (8007794 <__NVIC_SetPriority+0x50>)
 8007774:	79fb      	ldrb	r3, [r7, #7]
 8007776:	f003 030f 	and.w	r3, r3, #15
 800777a:	3b04      	subs	r3, #4
 800777c:	0112      	lsls	r2, r2, #4
 800777e:	b2d2      	uxtb	r2, r2
 8007780:	440b      	add	r3, r1
 8007782:	761a      	strb	r2, [r3, #24]
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	e000e100 	.word	0xe000e100
 8007794:	e000ed00 	.word	0xe000ed00

08007798 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007798:	b580      	push	{r7, lr}
 800779a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800779c:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <SysTick_Handler+0x1c>)
 800779e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80077a0:	f002 f876 	bl	8009890 <xTaskGetSchedulerState>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d001      	beq.n	80077ae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80077aa:	f002 ff5d 	bl	800a668 <xPortSysTickHandler>
  }
}
 80077ae:	bf00      	nop
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	e000e010 	.word	0xe000e010

080077b8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80077b8:	b580      	push	{r7, lr}
 80077ba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80077bc:	2100      	movs	r1, #0
 80077be:	f06f 0004 	mvn.w	r0, #4
 80077c2:	f7ff ffbf 	bl	8007744 <__NVIC_SetPriority>
#endif
}
 80077c6:	bf00      	nop
 80077c8:	bd80      	pop	{r7, pc}
	...

080077cc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077d2:	f3ef 8305 	mrs	r3, IPSR
 80077d6:	603b      	str	r3, [r7, #0]
  return(result);
 80077d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d003      	beq.n	80077e6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80077de:	f06f 0305 	mvn.w	r3, #5
 80077e2:	607b      	str	r3, [r7, #4]
 80077e4:	e00c      	b.n	8007800 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80077e6:	4b0a      	ldr	r3, [pc, #40]	; (8007810 <osKernelInitialize+0x44>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d105      	bne.n	80077fa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80077ee:	4b08      	ldr	r3, [pc, #32]	; (8007810 <osKernelInitialize+0x44>)
 80077f0:	2201      	movs	r2, #1
 80077f2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80077f4:	2300      	movs	r3, #0
 80077f6:	607b      	str	r3, [r7, #4]
 80077f8:	e002      	b.n	8007800 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80077fa:	f04f 33ff 	mov.w	r3, #4294967295
 80077fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007800:	687b      	ldr	r3, [r7, #4]
}
 8007802:	4618      	mov	r0, r3
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	20000c74 	.word	0x20000c74

08007814 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800781a:	f3ef 8305 	mrs	r3, IPSR
 800781e:	603b      	str	r3, [r7, #0]
  return(result);
 8007820:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007826:	f06f 0305 	mvn.w	r3, #5
 800782a:	607b      	str	r3, [r7, #4]
 800782c:	e010      	b.n	8007850 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800782e:	4b0b      	ldr	r3, [pc, #44]	; (800785c <osKernelStart+0x48>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d109      	bne.n	800784a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007836:	f7ff ffbf 	bl	80077b8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800783a:	4b08      	ldr	r3, [pc, #32]	; (800785c <osKernelStart+0x48>)
 800783c:	2202      	movs	r2, #2
 800783e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007840:	f001 fbca 	bl	8008fd8 <vTaskStartScheduler>
      stat = osOK;
 8007844:	2300      	movs	r3, #0
 8007846:	607b      	str	r3, [r7, #4]
 8007848:	e002      	b.n	8007850 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800784a:	f04f 33ff 	mov.w	r3, #4294967295
 800784e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007850:	687b      	ldr	r3, [r7, #4]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3708      	adds	r7, #8
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	20000c74 	.word	0x20000c74

08007860 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007860:	b580      	push	{r7, lr}
 8007862:	b08e      	sub	sp, #56	; 0x38
 8007864:	af04      	add	r7, sp, #16
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800786c:	2300      	movs	r3, #0
 800786e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007870:	f3ef 8305 	mrs	r3, IPSR
 8007874:	617b      	str	r3, [r7, #20]
  return(result);
 8007876:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007878:	2b00      	cmp	r3, #0
 800787a:	d17e      	bne.n	800797a <osThreadNew+0x11a>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d07b      	beq.n	800797a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007882:	2380      	movs	r3, #128	; 0x80
 8007884:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007886:	2318      	movs	r3, #24
 8007888:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800788a:	2300      	movs	r3, #0
 800788c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800788e:	f04f 33ff 	mov.w	r3, #4294967295
 8007892:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d045      	beq.n	8007926 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <osThreadNew+0x48>
        name = attr->name;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d002      	beq.n	80078b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80078b6:	69fb      	ldr	r3, [r7, #28]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d008      	beq.n	80078ce <osThreadNew+0x6e>
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	2b38      	cmp	r3, #56	; 0x38
 80078c0:	d805      	bhi.n	80078ce <osThreadNew+0x6e>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d001      	beq.n	80078d2 <osThreadNew+0x72>
        return (NULL);
 80078ce:	2300      	movs	r3, #0
 80078d0:	e054      	b.n	800797c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d003      	beq.n	80078e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	089b      	lsrs	r3, r3, #2
 80078e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00e      	beq.n	8007908 <osThreadNew+0xa8>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	2ba7      	cmp	r3, #167	; 0xa7
 80078f0:	d90a      	bls.n	8007908 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d006      	beq.n	8007908 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d002      	beq.n	8007908 <osThreadNew+0xa8>
        mem = 1;
 8007902:	2301      	movs	r3, #1
 8007904:	61bb      	str	r3, [r7, #24]
 8007906:	e010      	b.n	800792a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10c      	bne.n	800792a <osThreadNew+0xca>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d108      	bne.n	800792a <osThreadNew+0xca>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	691b      	ldr	r3, [r3, #16]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d104      	bne.n	800792a <osThreadNew+0xca>
          mem = 0;
 8007920:	2300      	movs	r3, #0
 8007922:	61bb      	str	r3, [r7, #24]
 8007924:	e001      	b.n	800792a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007926:	2300      	movs	r3, #0
 8007928:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d110      	bne.n	8007952 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007938:	9202      	str	r2, [sp, #8]
 800793a:	9301      	str	r3, [sp, #4]
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	6a3a      	ldr	r2, [r7, #32]
 8007944:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f001 f98e 	bl	8008c68 <xTaskCreateStatic>
 800794c:	4603      	mov	r3, r0
 800794e:	613b      	str	r3, [r7, #16]
 8007950:	e013      	b.n	800797a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d110      	bne.n	800797a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	b29a      	uxth	r2, r3
 800795c:	f107 0310 	add.w	r3, r7, #16
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800796a:	68f8      	ldr	r0, [r7, #12]
 800796c:	f001 f9d9 	bl	8008d22 <xTaskCreate>
 8007970:	4603      	mov	r3, r0
 8007972:	2b01      	cmp	r3, #1
 8007974:	d001      	beq.n	800797a <osThreadNew+0x11a>
            hTask = NULL;
 8007976:	2300      	movs	r3, #0
 8007978:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800797a:	693b      	ldr	r3, [r7, #16]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3728      	adds	r7, #40	; 0x28
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007984:	b580      	push	{r7, lr}
 8007986:	b08a      	sub	sp, #40	; 0x28
 8007988:	af02      	add	r7, sp, #8
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007990:	2300      	movs	r3, #0
 8007992:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007994:	f3ef 8305 	mrs	r3, IPSR
 8007998:	613b      	str	r3, [r7, #16]
  return(result);
 800799a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800799c:	2b00      	cmp	r3, #0
 800799e:	d175      	bne.n	8007a8c <osSemaphoreNew+0x108>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d072      	beq.n	8007a8c <osSemaphoreNew+0x108>
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d86e      	bhi.n	8007a8c <osSemaphoreNew+0x108>
    mem = -1;
 80079ae:	f04f 33ff 	mov.w	r3, #4294967295
 80079b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d015      	beq.n	80079e6 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d006      	beq.n	80079d0 <osSemaphoreNew+0x4c>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	2b4f      	cmp	r3, #79	; 0x4f
 80079c8:	d902      	bls.n	80079d0 <osSemaphoreNew+0x4c>
        mem = 1;
 80079ca:	2301      	movs	r3, #1
 80079cc:	61bb      	str	r3, [r7, #24]
 80079ce:	e00c      	b.n	80079ea <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d108      	bne.n	80079ea <osSemaphoreNew+0x66>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d104      	bne.n	80079ea <osSemaphoreNew+0x66>
          mem = 0;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61bb      	str	r3, [r7, #24]
 80079e4:	e001      	b.n	80079ea <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80079e6:	2300      	movs	r3, #0
 80079e8:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f0:	d04c      	beq.n	8007a8c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d128      	bne.n	8007a4a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d10a      	bne.n	8007a14 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	2203      	movs	r2, #3
 8007a04:	9200      	str	r2, [sp, #0]
 8007a06:	2200      	movs	r2, #0
 8007a08:	2100      	movs	r1, #0
 8007a0a:	2001      	movs	r0, #1
 8007a0c:	f000 fa06 	bl	8007e1c <xQueueGenericCreateStatic>
 8007a10:	61f8      	str	r0, [r7, #28]
 8007a12:	e005      	b.n	8007a20 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007a14:	2203      	movs	r2, #3
 8007a16:	2100      	movs	r1, #0
 8007a18:	2001      	movs	r0, #1
 8007a1a:	f000 fa77 	bl	8007f0c <xQueueGenericCreate>
 8007a1e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d022      	beq.n	8007a6c <osSemaphoreNew+0xe8>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d01f      	beq.n	8007a6c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	2200      	movs	r2, #0
 8007a30:	2100      	movs	r1, #0
 8007a32:	69f8      	ldr	r0, [r7, #28]
 8007a34:	f000 fb32 	bl	800809c <xQueueGenericSend>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d016      	beq.n	8007a6c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007a3e:	69f8      	ldr	r0, [r7, #28]
 8007a40:	f000 ff3e 	bl	80088c0 <vQueueDelete>
            hSemaphore = NULL;
 8007a44:	2300      	movs	r3, #0
 8007a46:	61fb      	str	r3, [r7, #28]
 8007a48:	e010      	b.n	8007a6c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d108      	bne.n	8007a62 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	461a      	mov	r2, r3
 8007a56:	68b9      	ldr	r1, [r7, #8]
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	f000 fab4 	bl	8007fc6 <xQueueCreateCountingSemaphoreStatic>
 8007a5e:	61f8      	str	r0, [r7, #28]
 8007a60:	e004      	b.n	8007a6c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f000 fae5 	bl	8008034 <xQueueCreateCountingSemaphore>
 8007a6a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00c      	beq.n	8007a8c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	617b      	str	r3, [r7, #20]
 8007a7e:	e001      	b.n	8007a84 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007a80:	2300      	movs	r3, #0
 8007a82:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007a84:	6979      	ldr	r1, [r7, #20]
 8007a86:	69f8      	ldr	r0, [r7, #28]
 8007a88:	f001 f866 	bl	8008b58 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007a8c:	69fb      	ldr	r3, [r7, #28]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3720      	adds	r7, #32
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b08a      	sub	sp, #40	; 0x28
 8007a9a:	af02      	add	r7, sp, #8
 8007a9c:	60f8      	str	r0, [r7, #12]
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007aa6:	f3ef 8305 	mrs	r3, IPSR
 8007aaa:	613b      	str	r3, [r7, #16]
  return(result);
 8007aac:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d15f      	bne.n	8007b72 <osMessageQueueNew+0xdc>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d05c      	beq.n	8007b72 <osMessageQueueNew+0xdc>
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d059      	beq.n	8007b72 <osMessageQueueNew+0xdc>
    mem = -1;
 8007abe:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d029      	beq.n	8007b1e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d012      	beq.n	8007af8 <osMessageQueueNew+0x62>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	2b4f      	cmp	r3, #79	; 0x4f
 8007ad8:	d90e      	bls.n	8007af8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00a      	beq.n	8007af8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	695a      	ldr	r2, [r3, #20]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	68b9      	ldr	r1, [r7, #8]
 8007aea:	fb01 f303 	mul.w	r3, r1, r3
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d302      	bcc.n	8007af8 <osMessageQueueNew+0x62>
        mem = 1;
 8007af2:	2301      	movs	r3, #1
 8007af4:	61bb      	str	r3, [r7, #24]
 8007af6:	e014      	b.n	8007b22 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d110      	bne.n	8007b22 <osMessageQueueNew+0x8c>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d10c      	bne.n	8007b22 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d108      	bne.n	8007b22 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d104      	bne.n	8007b22 <osMessageQueueNew+0x8c>
          mem = 0;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	61bb      	str	r3, [r7, #24]
 8007b1c:	e001      	b.n	8007b22 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d10b      	bne.n	8007b40 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	691a      	ldr	r2, [r3, #16]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	2100      	movs	r1, #0
 8007b32:	9100      	str	r1, [sp, #0]
 8007b34:	68b9      	ldr	r1, [r7, #8]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 f970 	bl	8007e1c <xQueueGenericCreateStatic>
 8007b3c:	61f8      	str	r0, [r7, #28]
 8007b3e:	e008      	b.n	8007b52 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d105      	bne.n	8007b52 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007b46:	2200      	movs	r2, #0
 8007b48:	68b9      	ldr	r1, [r7, #8]
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 f9de 	bl	8007f0c <xQueueGenericCreate>
 8007b50:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00c      	beq.n	8007b72 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d003      	beq.n	8007b66 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	617b      	str	r3, [r7, #20]
 8007b64:	e001      	b.n	8007b6a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007b66:	2300      	movs	r3, #0
 8007b68:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007b6a:	6979      	ldr	r1, [r7, #20]
 8007b6c:	69f8      	ldr	r0, [r7, #28]
 8007b6e:	f000 fff3 	bl	8008b58 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007b72:	69fb      	ldr	r3, [r7, #28]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b7c:	b480      	push	{r7}
 8007b7e:	b085      	sub	sp, #20
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	4a07      	ldr	r2, [pc, #28]	; (8007ba8 <vApplicationGetIdleTaskMemory+0x2c>)
 8007b8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4a06      	ldr	r2, [pc, #24]	; (8007bac <vApplicationGetIdleTaskMemory+0x30>)
 8007b92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2280      	movs	r2, #128	; 0x80
 8007b98:	601a      	str	r2, [r3, #0]
}
 8007b9a:	bf00      	nop
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	20000c78 	.word	0x20000c78
 8007bac:	20000d20 	.word	0x20000d20

08007bb0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007bb0:	b480      	push	{r7}
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	4a07      	ldr	r2, [pc, #28]	; (8007bdc <vApplicationGetTimerTaskMemory+0x2c>)
 8007bc0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	4a06      	ldr	r2, [pc, #24]	; (8007be0 <vApplicationGetTimerTaskMemory+0x30>)
 8007bc6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007bce:	601a      	str	r2, [r3, #0]
}
 8007bd0:	bf00      	nop
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	20000f20 	.word	0x20000f20
 8007be0:	20000fc8 	.word	0x20000fc8

08007be4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f103 0208 	add.w	r2, r3, #8
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f103 0208 	add.w	r2, r3, #8
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f103 0208 	add.w	r2, r3, #8
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c32:	bf00      	nop
 8007c34:	370c      	adds	r7, #12
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b085      	sub	sp, #20
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
 8007c46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	689a      	ldr	r2, [r3, #8]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	683a      	ldr	r2, [r7, #0]
 8007c62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	1c5a      	adds	r2, r3, #1
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	601a      	str	r2, [r3, #0]
}
 8007c7a:	bf00      	nop
 8007c7c:	3714      	adds	r7, #20
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c84:	4770      	bx	lr

08007c86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c86:	b480      	push	{r7}
 8007c88:	b085      	sub	sp, #20
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
 8007c8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9c:	d103      	bne.n	8007ca6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	60fb      	str	r3, [r7, #12]
 8007ca4:	e00c      	b.n	8007cc0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	60fb      	str	r3, [r7, #12]
 8007cac:	e002      	b.n	8007cb4 <vListInsert+0x2e>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	60fb      	str	r3, [r7, #12]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d2f6      	bcs.n	8007cae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	687a      	ldr	r2, [r7, #4]
 8007ce0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	1c5a      	adds	r2, r3, #1
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	601a      	str	r2, [r3, #0]
}
 8007cec:	bf00      	nop
 8007cee:	3714      	adds	r7, #20
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	6892      	ldr	r2, [r2, #8]
 8007d0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	6852      	ldr	r2, [r2, #4]
 8007d18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d103      	bne.n	8007d2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	1e5a      	subs	r2, r3, #1
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10a      	bne.n	8007d76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d72:	bf00      	nop
 8007d74:	e7fe      	b.n	8007d74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d76:	f002 fbe5 	bl	800a544 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d82:	68f9      	ldr	r1, [r7, #12]
 8007d84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d86:	fb01 f303 	mul.w	r3, r1, r3
 8007d8a:	441a      	add	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da6:	3b01      	subs	r3, #1
 8007da8:	68f9      	ldr	r1, [r7, #12]
 8007daa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007dac:	fb01 f303 	mul.w	r3, r1, r3
 8007db0:	441a      	add	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	22ff      	movs	r2, #255	; 0xff
 8007dba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	22ff      	movs	r2, #255	; 0xff
 8007dc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d114      	bne.n	8007df6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d01a      	beq.n	8007e0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	3310      	adds	r3, #16
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f001 fb97 	bl	800950c <xTaskRemoveFromEventList>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d012      	beq.n	8007e0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007de4:	4b0c      	ldr	r3, [pc, #48]	; (8007e18 <xQueueGenericReset+0xcc>)
 8007de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dea:	601a      	str	r2, [r3, #0]
 8007dec:	f3bf 8f4f 	dsb	sy
 8007df0:	f3bf 8f6f 	isb	sy
 8007df4:	e009      	b.n	8007e0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	3310      	adds	r3, #16
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7ff fef2 	bl	8007be4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	3324      	adds	r3, #36	; 0x24
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7ff feed 	bl	8007be4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007e0a:	f002 fbcb 	bl	800a5a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007e0e:	2301      	movs	r3, #1
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3710      	adds	r7, #16
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	e000ed04 	.word	0xe000ed04

08007e1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08e      	sub	sp, #56	; 0x38
 8007e20:	af02      	add	r7, sp, #8
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10a      	bne.n	8007e46 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e42:	bf00      	nop
 8007e44:	e7fe      	b.n	8007e44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d10a      	bne.n	8007e62 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e5e:	bf00      	nop
 8007e60:	e7fe      	b.n	8007e60 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d002      	beq.n	8007e6e <xQueueGenericCreateStatic+0x52>
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <xQueueGenericCreateStatic+0x56>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e000      	b.n	8007e74 <xQueueGenericCreateStatic+0x58>
 8007e72:	2300      	movs	r3, #0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10a      	bne.n	8007e8e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7c:	f383 8811 	msr	BASEPRI, r3
 8007e80:	f3bf 8f6f 	isb	sy
 8007e84:	f3bf 8f4f 	dsb	sy
 8007e88:	623b      	str	r3, [r7, #32]
}
 8007e8a:	bf00      	nop
 8007e8c:	e7fe      	b.n	8007e8c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <xQueueGenericCreateStatic+0x7e>
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <xQueueGenericCreateStatic+0x82>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e000      	b.n	8007ea0 <xQueueGenericCreateStatic+0x84>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10a      	bne.n	8007eba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	61fb      	str	r3, [r7, #28]
}
 8007eb6:	bf00      	nop
 8007eb8:	e7fe      	b.n	8007eb8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007eba:	2350      	movs	r3, #80	; 0x50
 8007ebc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	2b50      	cmp	r3, #80	; 0x50
 8007ec2:	d00a      	beq.n	8007eda <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	61bb      	str	r3, [r7, #24]
}
 8007ed6:	bf00      	nop
 8007ed8:	e7fe      	b.n	8007ed8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007eda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00d      	beq.n	8007f02 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007eee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	68b9      	ldr	r1, [r7, #8]
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f83f 	bl	8007f80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3730      	adds	r7, #48	; 0x30
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b08a      	sub	sp, #40	; 0x28
 8007f10:	af02      	add	r7, sp, #8
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	4613      	mov	r3, r2
 8007f18:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d10a      	bne.n	8007f36 <xQueueGenericCreate+0x2a>
	__asm volatile
 8007f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	613b      	str	r3, [r7, #16]
}
 8007f32:	bf00      	nop
 8007f34:	e7fe      	b.n	8007f34 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	fb02 f303 	mul.w	r3, r2, r3
 8007f3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	3350      	adds	r3, #80	; 0x50
 8007f44:	4618      	mov	r0, r3
 8007f46:	f002 fc1f 	bl	800a788 <pvPortMalloc>
 8007f4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d011      	beq.n	8007f76 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	3350      	adds	r3, #80	; 0x50
 8007f5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f64:	79fa      	ldrb	r2, [r7, #7]
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	697a      	ldr	r2, [r7, #20]
 8007f6e:	68b9      	ldr	r1, [r7, #8]
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 f805 	bl	8007f80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f76:	69bb      	ldr	r3, [r7, #24]
	}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3720      	adds	r7, #32
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
 8007f8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d103      	bne.n	8007f9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	69ba      	ldr	r2, [r7, #24]
 8007f98:	601a      	str	r2, [r3, #0]
 8007f9a:	e002      	b.n	8007fa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007fae:	2101      	movs	r1, #1
 8007fb0:	69b8      	ldr	r0, [r7, #24]
 8007fb2:	f7ff fecb 	bl	8007d4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	78fa      	ldrb	r2, [r7, #3]
 8007fba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007fbe:	bf00      	nop
 8007fc0:	3710      	adds	r7, #16
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b08a      	sub	sp, #40	; 0x28
 8007fca:	af02      	add	r7, sp, #8
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	60b9      	str	r1, [r7, #8]
 8007fd0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10a      	bne.n	8007fee <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	61bb      	str	r3, [r7, #24]
}
 8007fea:	bf00      	nop
 8007fec:	e7fe      	b.n	8007fec <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d90a      	bls.n	800800c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	617b      	str	r3, [r7, #20]
}
 8008008:	bf00      	nop
 800800a:	e7fe      	b.n	800800a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800800c:	2302      	movs	r3, #2
 800800e:	9300      	str	r3, [sp, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	2100      	movs	r1, #0
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f7ff ff00 	bl	8007e1c <xQueueGenericCreateStatic>
 800801c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800802a:	69fb      	ldr	r3, [r7, #28]
	}
 800802c:	4618      	mov	r0, r3
 800802e:	3720      	adds	r7, #32
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d10a      	bne.n	800805a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	613b      	str	r3, [r7, #16]
}
 8008056:	bf00      	nop
 8008058:	e7fe      	b.n	8008058 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800805a:	683a      	ldr	r2, [r7, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	429a      	cmp	r2, r3
 8008060:	d90a      	bls.n	8008078 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	60fb      	str	r3, [r7, #12]
}
 8008074:	bf00      	nop
 8008076:	e7fe      	b.n	8008076 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008078:	2202      	movs	r2, #2
 800807a:	2100      	movs	r1, #0
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f7ff ff45 	bl	8007f0c <xQueueGenericCreate>
 8008082:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008090:	697b      	ldr	r3, [r7, #20]
	}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
	...

0800809c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08e      	sub	sp, #56	; 0x38
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
 80080a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80080aa:	2300      	movs	r3, #0
 80080ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80080b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <xQueueGenericSend+0x32>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d103      	bne.n	80080dc <xQueueGenericSend+0x40>
 80080d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <xQueueGenericSend+0x44>
 80080dc:	2301      	movs	r3, #1
 80080de:	e000      	b.n	80080e2 <xQueueGenericSend+0x46>
 80080e0:	2300      	movs	r3, #0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d10a      	bne.n	80080fc <xQueueGenericSend+0x60>
	__asm volatile
 80080e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080f8:	bf00      	nop
 80080fa:	e7fe      	b.n	80080fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d103      	bne.n	800810a <xQueueGenericSend+0x6e>
 8008102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008106:	2b01      	cmp	r3, #1
 8008108:	d101      	bne.n	800810e <xQueueGenericSend+0x72>
 800810a:	2301      	movs	r3, #1
 800810c:	e000      	b.n	8008110 <xQueueGenericSend+0x74>
 800810e:	2300      	movs	r3, #0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10a      	bne.n	800812a <xQueueGenericSend+0x8e>
	__asm volatile
 8008114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008118:	f383 8811 	msr	BASEPRI, r3
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	623b      	str	r3, [r7, #32]
}
 8008126:	bf00      	nop
 8008128:	e7fe      	b.n	8008128 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800812a:	f001 fbb1 	bl	8009890 <xTaskGetSchedulerState>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d102      	bne.n	800813a <xQueueGenericSend+0x9e>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <xQueueGenericSend+0xa2>
 800813a:	2301      	movs	r3, #1
 800813c:	e000      	b.n	8008140 <xQueueGenericSend+0xa4>
 800813e:	2300      	movs	r3, #0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10a      	bne.n	800815a <xQueueGenericSend+0xbe>
	__asm volatile
 8008144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008148:	f383 8811 	msr	BASEPRI, r3
 800814c:	f3bf 8f6f 	isb	sy
 8008150:	f3bf 8f4f 	dsb	sy
 8008154:	61fb      	str	r3, [r7, #28]
}
 8008156:	bf00      	nop
 8008158:	e7fe      	b.n	8008158 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800815a:	f002 f9f3 	bl	800a544 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800815e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008160:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008166:	429a      	cmp	r2, r3
 8008168:	d302      	bcc.n	8008170 <xQueueGenericSend+0xd4>
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	2b02      	cmp	r3, #2
 800816e:	d129      	bne.n	80081c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	68b9      	ldr	r1, [r7, #8]
 8008174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008176:	f000 fbde 	bl	8008936 <prvCopyDataToQueue>
 800817a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800817c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008180:	2b00      	cmp	r3, #0
 8008182:	d010      	beq.n	80081a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008186:	3324      	adds	r3, #36	; 0x24
 8008188:	4618      	mov	r0, r3
 800818a:	f001 f9bf 	bl	800950c <xTaskRemoveFromEventList>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d013      	beq.n	80081bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008194:	4b3f      	ldr	r3, [pc, #252]	; (8008294 <xQueueGenericSend+0x1f8>)
 8008196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800819a:	601a      	str	r2, [r3, #0]
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	f3bf 8f6f 	isb	sy
 80081a4:	e00a      	b.n	80081bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80081a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d007      	beq.n	80081bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80081ac:	4b39      	ldr	r3, [pc, #228]	; (8008294 <xQueueGenericSend+0x1f8>)
 80081ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	f3bf 8f4f 	dsb	sy
 80081b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80081bc:	f002 f9f2 	bl	800a5a4 <vPortExitCritical>
				return pdPASS;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e063      	b.n	800828c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d103      	bne.n	80081d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081ca:	f002 f9eb 	bl	800a5a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80081ce:	2300      	movs	r3, #0
 80081d0:	e05c      	b.n	800828c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d106      	bne.n	80081e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081d8:	f107 0314 	add.w	r3, r7, #20
 80081dc:	4618      	mov	r0, r3
 80081de:	f001 f9f9 	bl	80095d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081e2:	2301      	movs	r3, #1
 80081e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081e6:	f002 f9dd 	bl	800a5a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081ea:	f000 ff65 	bl	80090b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081ee:	f002 f9a9 	bl	800a544 <vPortEnterCritical>
 80081f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081f8:	b25b      	sxtb	r3, r3
 80081fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081fe:	d103      	bne.n	8008208 <xQueueGenericSend+0x16c>
 8008200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800820e:	b25b      	sxtb	r3, r3
 8008210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008214:	d103      	bne.n	800821e <xQueueGenericSend+0x182>
 8008216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008218:	2200      	movs	r2, #0
 800821a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800821e:	f002 f9c1 	bl	800a5a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008222:	1d3a      	adds	r2, r7, #4
 8008224:	f107 0314 	add.w	r3, r7, #20
 8008228:	4611      	mov	r1, r2
 800822a:	4618      	mov	r0, r3
 800822c:	f001 f9e8 	bl	8009600 <xTaskCheckForTimeOut>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d124      	bne.n	8008280 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008236:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008238:	f000 fc75 	bl	8008b26 <prvIsQueueFull>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d018      	beq.n	8008274 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008244:	3310      	adds	r3, #16
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	4611      	mov	r1, r2
 800824a:	4618      	mov	r0, r3
 800824c:	f001 f90e 	bl	800946c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008252:	f000 fc00 	bl	8008a56 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008256:	f000 ff3d 	bl	80090d4 <xTaskResumeAll>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	f47f af7c 	bne.w	800815a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008262:	4b0c      	ldr	r3, [pc, #48]	; (8008294 <xQueueGenericSend+0x1f8>)
 8008264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008268:	601a      	str	r2, [r3, #0]
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	e772      	b.n	800815a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008274:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008276:	f000 fbee 	bl	8008a56 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800827a:	f000 ff2b 	bl	80090d4 <xTaskResumeAll>
 800827e:	e76c      	b.n	800815a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008280:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008282:	f000 fbe8 	bl	8008a56 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008286:	f000 ff25 	bl	80090d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800828a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800828c:	4618      	mov	r0, r3
 800828e:	3738      	adds	r7, #56	; 0x38
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}
 8008294:	e000ed04 	.word	0xe000ed04

08008298 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b090      	sub	sp, #64	; 0x40
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	607a      	str	r2, [r7, #4]
 80082a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80082aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d10a      	bne.n	80082c6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80082b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b4:	f383 8811 	msr	BASEPRI, r3
 80082b8:	f3bf 8f6f 	isb	sy
 80082bc:	f3bf 8f4f 	dsb	sy
 80082c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80082c2:	bf00      	nop
 80082c4:	e7fe      	b.n	80082c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d103      	bne.n	80082d4 <xQueueGenericSendFromISR+0x3c>
 80082cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <xQueueGenericSendFromISR+0x40>
 80082d4:	2301      	movs	r3, #1
 80082d6:	e000      	b.n	80082da <xQueueGenericSendFromISR+0x42>
 80082d8:	2300      	movs	r3, #0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10a      	bne.n	80082f4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80082de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80082f0:	bf00      	nop
 80082f2:	e7fe      	b.n	80082f2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d103      	bne.n	8008302 <xQueueGenericSendFromISR+0x6a>
 80082fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <xQueueGenericSendFromISR+0x6e>
 8008302:	2301      	movs	r3, #1
 8008304:	e000      	b.n	8008308 <xQueueGenericSendFromISR+0x70>
 8008306:	2300      	movs	r3, #0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800830c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008310:	f383 8811 	msr	BASEPRI, r3
 8008314:	f3bf 8f6f 	isb	sy
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	623b      	str	r3, [r7, #32]
}
 800831e:	bf00      	nop
 8008320:	e7fe      	b.n	8008320 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008322:	f002 f9f1 	bl	800a708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008326:	f3ef 8211 	mrs	r2, BASEPRI
 800832a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800832e:	f383 8811 	msr	BASEPRI, r3
 8008332:	f3bf 8f6f 	isb	sy
 8008336:	f3bf 8f4f 	dsb	sy
 800833a:	61fa      	str	r2, [r7, #28]
 800833c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800833e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008340:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800834a:	429a      	cmp	r2, r3
 800834c:	d302      	bcc.n	8008354 <xQueueGenericSendFromISR+0xbc>
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2b02      	cmp	r3, #2
 8008352:	d12f      	bne.n	80083b4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008356:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800835a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800835e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008362:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	68b9      	ldr	r1, [r7, #8]
 8008368:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800836a:	f000 fae4 	bl	8008936 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800836e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008376:	d112      	bne.n	800839e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800837c:	2b00      	cmp	r3, #0
 800837e:	d016      	beq.n	80083ae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008382:	3324      	adds	r3, #36	; 0x24
 8008384:	4618      	mov	r0, r3
 8008386:	f001 f8c1 	bl	800950c <xTaskRemoveFromEventList>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00e      	beq.n	80083ae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00b      	beq.n	80083ae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2201      	movs	r2, #1
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	e007      	b.n	80083ae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800839e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80083a2:	3301      	adds	r3, #1
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	b25a      	sxtb	r2, r3
 80083a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80083ae:	2301      	movs	r3, #1
 80083b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80083b2:	e001      	b.n	80083b8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80083b4:	2300      	movs	r3, #0
 80083b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80083c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3740      	adds	r7, #64	; 0x40
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b08e      	sub	sp, #56	; 0x38
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80083dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10a      	bne.n	80083f8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80083e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e6:	f383 8811 	msr	BASEPRI, r3
 80083ea:	f3bf 8f6f 	isb	sy
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	623b      	str	r3, [r7, #32]
}
 80083f4:	bf00      	nop
 80083f6:	e7fe      	b.n	80083f6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80083f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00a      	beq.n	8008416 <xQueueGiveFromISR+0x48>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	61fb      	str	r3, [r7, #28]
}
 8008412:	bf00      	nop
 8008414:	e7fe      	b.n	8008414 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d103      	bne.n	8008426 <xQueueGiveFromISR+0x58>
 800841e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d101      	bne.n	800842a <xQueueGiveFromISR+0x5c>
 8008426:	2301      	movs	r3, #1
 8008428:	e000      	b.n	800842c <xQueueGiveFromISR+0x5e>
 800842a:	2300      	movs	r3, #0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10a      	bne.n	8008446 <xQueueGiveFromISR+0x78>
	__asm volatile
 8008430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	61bb      	str	r3, [r7, #24]
}
 8008442:	bf00      	nop
 8008444:	e7fe      	b.n	8008444 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008446:	f002 f95f 	bl	800a708 <vPortValidateInterruptPriority>
	__asm volatile
 800844a:	f3ef 8211 	mrs	r2, BASEPRI
 800844e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	617a      	str	r2, [r7, #20]
 8008460:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008462:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008464:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800846c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800846e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008472:	429a      	cmp	r2, r3
 8008474:	d22b      	bcs.n	80084ce <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800847c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008482:	1c5a      	adds	r2, r3, #1
 8008484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008486:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008488:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800848c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008490:	d112      	bne.n	80084b8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008496:	2b00      	cmp	r3, #0
 8008498:	d016      	beq.n	80084c8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800849a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849c:	3324      	adds	r3, #36	; 0x24
 800849e:	4618      	mov	r0, r3
 80084a0:	f001 f834 	bl	800950c <xTaskRemoveFromEventList>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00e      	beq.n	80084c8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00b      	beq.n	80084c8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2201      	movs	r2, #1
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	e007      	b.n	80084c8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80084bc:	3301      	adds	r3, #1
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	b25a      	sxtb	r2, r3
 80084c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80084c8:	2301      	movs	r3, #1
 80084ca:	637b      	str	r3, [r7, #52]	; 0x34
 80084cc:	e001      	b.n	80084d2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	637b      	str	r3, [r7, #52]	; 0x34
 80084d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f383 8811 	msr	BASEPRI, r3
}
 80084dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3738      	adds	r7, #56	; 0x38
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b08c      	sub	sp, #48	; 0x30
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80084f4:	2300      	movs	r3, #0
 80084f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10a      	bne.n	8008518 <xQueueReceive+0x30>
	__asm volatile
 8008502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	623b      	str	r3, [r7, #32]
}
 8008514:	bf00      	nop
 8008516:	e7fe      	b.n	8008516 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d103      	bne.n	8008526 <xQueueReceive+0x3e>
 800851e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	2b00      	cmp	r3, #0
 8008524:	d101      	bne.n	800852a <xQueueReceive+0x42>
 8008526:	2301      	movs	r3, #1
 8008528:	e000      	b.n	800852c <xQueueReceive+0x44>
 800852a:	2300      	movs	r3, #0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10a      	bne.n	8008546 <xQueueReceive+0x5e>
	__asm volatile
 8008530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008534:	f383 8811 	msr	BASEPRI, r3
 8008538:	f3bf 8f6f 	isb	sy
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	61fb      	str	r3, [r7, #28]
}
 8008542:	bf00      	nop
 8008544:	e7fe      	b.n	8008544 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008546:	f001 f9a3 	bl	8009890 <xTaskGetSchedulerState>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d102      	bne.n	8008556 <xQueueReceive+0x6e>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d101      	bne.n	800855a <xQueueReceive+0x72>
 8008556:	2301      	movs	r3, #1
 8008558:	e000      	b.n	800855c <xQueueReceive+0x74>
 800855a:	2300      	movs	r3, #0
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10a      	bne.n	8008576 <xQueueReceive+0x8e>
	__asm volatile
 8008560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	61bb      	str	r3, [r7, #24]
}
 8008572:	bf00      	nop
 8008574:	e7fe      	b.n	8008574 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008576:	f001 ffe5 	bl	800a544 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800857a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008582:	2b00      	cmp	r3, #0
 8008584:	d01f      	beq.n	80085c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008586:	68b9      	ldr	r1, [r7, #8]
 8008588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800858a:	f000 fa3e 	bl	8008a0a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800858e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008590:	1e5a      	subs	r2, r3, #1
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00f      	beq.n	80085be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800859e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a0:	3310      	adds	r3, #16
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 ffb2 	bl	800950c <xTaskRemoveFromEventList>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d007      	beq.n	80085be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085ae:	4b3d      	ldr	r3, [pc, #244]	; (80086a4 <xQueueReceive+0x1bc>)
 80085b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085b4:	601a      	str	r2, [r3, #0]
 80085b6:	f3bf 8f4f 	dsb	sy
 80085ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085be:	f001 fff1 	bl	800a5a4 <vPortExitCritical>
				return pdPASS;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e069      	b.n	800869a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d103      	bne.n	80085d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085cc:	f001 ffea 	bl	800a5a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085d0:	2300      	movs	r3, #0
 80085d2:	e062      	b.n	800869a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d106      	bne.n	80085e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085da:	f107 0310 	add.w	r3, r7, #16
 80085de:	4618      	mov	r0, r3
 80085e0:	f000 fff8 	bl	80095d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085e4:	2301      	movs	r3, #1
 80085e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085e8:	f001 ffdc 	bl	800a5a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085ec:	f000 fd64 	bl	80090b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085f0:	f001 ffa8 	bl	800a544 <vPortEnterCritical>
 80085f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085fa:	b25b      	sxtb	r3, r3
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d103      	bne.n	800860a <xQueueReceive+0x122>
 8008602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800860a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008610:	b25b      	sxtb	r3, r3
 8008612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008616:	d103      	bne.n	8008620 <xQueueReceive+0x138>
 8008618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861a:	2200      	movs	r2, #0
 800861c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008620:	f001 ffc0 	bl	800a5a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008624:	1d3a      	adds	r2, r7, #4
 8008626:	f107 0310 	add.w	r3, r7, #16
 800862a:	4611      	mov	r1, r2
 800862c:	4618      	mov	r0, r3
 800862e:	f000 ffe7 	bl	8009600 <xTaskCheckForTimeOut>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d123      	bne.n	8008680 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008638:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800863a:	f000 fa5e 	bl	8008afa <prvIsQueueEmpty>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d017      	beq.n	8008674 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008646:	3324      	adds	r3, #36	; 0x24
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	4611      	mov	r1, r2
 800864c:	4618      	mov	r0, r3
 800864e:	f000 ff0d 	bl	800946c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008652:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008654:	f000 f9ff 	bl	8008a56 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008658:	f000 fd3c 	bl	80090d4 <xTaskResumeAll>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d189      	bne.n	8008576 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008662:	4b10      	ldr	r3, [pc, #64]	; (80086a4 <xQueueReceive+0x1bc>)
 8008664:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008668:	601a      	str	r2, [r3, #0]
 800866a:	f3bf 8f4f 	dsb	sy
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	e780      	b.n	8008576 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008674:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008676:	f000 f9ee 	bl	8008a56 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800867a:	f000 fd2b 	bl	80090d4 <xTaskResumeAll>
 800867e:	e77a      	b.n	8008576 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008680:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008682:	f000 f9e8 	bl	8008a56 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008686:	f000 fd25 	bl	80090d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800868a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800868c:	f000 fa35 	bl	8008afa <prvIsQueueEmpty>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	f43f af6f 	beq.w	8008576 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008698:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800869a:	4618      	mov	r0, r3
 800869c:	3730      	adds	r7, #48	; 0x30
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	e000ed04 	.word	0xe000ed04

080086a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b08e      	sub	sp, #56	; 0x38
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80086b2:	2300      	movs	r3, #0
 80086b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80086ba:	2300      	movs	r3, #0
 80086bc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10a      	bne.n	80086da <xQueueSemaphoreTake+0x32>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	623b      	str	r3, [r7, #32]
}
 80086d6:	bf00      	nop
 80086d8:	e7fe      	b.n	80086d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80086da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00a      	beq.n	80086f8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	61fb      	str	r3, [r7, #28]
}
 80086f4:	bf00      	nop
 80086f6:	e7fe      	b.n	80086f6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086f8:	f001 f8ca 	bl	8009890 <xTaskGetSchedulerState>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d102      	bne.n	8008708 <xQueueSemaphoreTake+0x60>
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d101      	bne.n	800870c <xQueueSemaphoreTake+0x64>
 8008708:	2301      	movs	r3, #1
 800870a:	e000      	b.n	800870e <xQueueSemaphoreTake+0x66>
 800870c:	2300      	movs	r3, #0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d10a      	bne.n	8008728 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008716:	f383 8811 	msr	BASEPRI, r3
 800871a:	f3bf 8f6f 	isb	sy
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	61bb      	str	r3, [r7, #24]
}
 8008724:	bf00      	nop
 8008726:	e7fe      	b.n	8008726 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008728:	f001 ff0c 	bl	800a544 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800872c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008730:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008734:	2b00      	cmp	r3, #0
 8008736:	d024      	beq.n	8008782 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800873a:	1e5a      	subs	r2, r3, #1
 800873c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800873e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d104      	bne.n	8008752 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008748:	f001 fa18 	bl	8009b7c <pvTaskIncrementMutexHeldCount>
 800874c:	4602      	mov	r2, r0
 800874e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008750:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00f      	beq.n	800877a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800875a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800875c:	3310      	adds	r3, #16
 800875e:	4618      	mov	r0, r3
 8008760:	f000 fed4 	bl	800950c <xTaskRemoveFromEventList>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d007      	beq.n	800877a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800876a:	4b54      	ldr	r3, [pc, #336]	; (80088bc <xQueueSemaphoreTake+0x214>)
 800876c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800877a:	f001 ff13 	bl	800a5a4 <vPortExitCritical>
				return pdPASS;
 800877e:	2301      	movs	r3, #1
 8008780:	e097      	b.n	80088b2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d111      	bne.n	80087ac <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00a      	beq.n	80087a4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	617b      	str	r3, [r7, #20]
}
 80087a0:	bf00      	nop
 80087a2:	e7fe      	b.n	80087a2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80087a4:	f001 fefe 	bl	800a5a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087a8:	2300      	movs	r3, #0
 80087aa:	e082      	b.n	80088b2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d106      	bne.n	80087c0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087b2:	f107 030c 	add.w	r3, r7, #12
 80087b6:	4618      	mov	r0, r3
 80087b8:	f000 ff0c 	bl	80095d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087bc:	2301      	movs	r3, #1
 80087be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087c0:	f001 fef0 	bl	800a5a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087c4:	f000 fc78 	bl	80090b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087c8:	f001 febc 	bl	800a544 <vPortEnterCritical>
 80087cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087d2:	b25b      	sxtb	r3, r3
 80087d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d8:	d103      	bne.n	80087e2 <xQueueSemaphoreTake+0x13a>
 80087da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087dc:	2200      	movs	r2, #0
 80087de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087e8:	b25b      	sxtb	r3, r3
 80087ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ee:	d103      	bne.n	80087f8 <xQueueSemaphoreTake+0x150>
 80087f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087f8:	f001 fed4 	bl	800a5a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087fc:	463a      	mov	r2, r7
 80087fe:	f107 030c 	add.w	r3, r7, #12
 8008802:	4611      	mov	r1, r2
 8008804:	4618      	mov	r0, r3
 8008806:	f000 fefb 	bl	8009600 <xTaskCheckForTimeOut>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d132      	bne.n	8008876 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008810:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008812:	f000 f972 	bl	8008afa <prvIsQueueEmpty>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d026      	beq.n	800886a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800881c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d109      	bne.n	8008838 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008824:	f001 fe8e 	bl	800a544 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	4618      	mov	r0, r3
 800882e:	f001 f84d 	bl	80098cc <xTaskPriorityInherit>
 8008832:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008834:	f001 feb6 	bl	800a5a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883a:	3324      	adds	r3, #36	; 0x24
 800883c:	683a      	ldr	r2, [r7, #0]
 800883e:	4611      	mov	r1, r2
 8008840:	4618      	mov	r0, r3
 8008842:	f000 fe13 	bl	800946c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008846:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008848:	f000 f905 	bl	8008a56 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800884c:	f000 fc42 	bl	80090d4 <xTaskResumeAll>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	f47f af68 	bne.w	8008728 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008858:	4b18      	ldr	r3, [pc, #96]	; (80088bc <xQueueSemaphoreTake+0x214>)
 800885a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800885e:	601a      	str	r2, [r3, #0]
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	f3bf 8f6f 	isb	sy
 8008868:	e75e      	b.n	8008728 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800886a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800886c:	f000 f8f3 	bl	8008a56 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008870:	f000 fc30 	bl	80090d4 <xTaskResumeAll>
 8008874:	e758      	b.n	8008728 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008876:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008878:	f000 f8ed 	bl	8008a56 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800887c:	f000 fc2a 	bl	80090d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008880:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008882:	f000 f93a 	bl	8008afa <prvIsQueueEmpty>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	f43f af4d 	beq.w	8008728 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800888e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00d      	beq.n	80088b0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008894:	f001 fe56 	bl	800a544 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008898:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800889a:	f000 f834 	bl	8008906 <prvGetDisinheritPriorityAfterTimeout>
 800889e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80088a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088a6:	4618      	mov	r0, r3
 80088a8:	f001 f8e6 	bl	8009a78 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80088ac:	f001 fe7a 	bl	800a5a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80088b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3738      	adds	r7, #56	; 0x38
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	e000ed04 	.word	0xe000ed04

080088c0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <vQueueDelete+0x28>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	60bb      	str	r3, [r7, #8]
}
 80088e4:	bf00      	nop
 80088e6:	e7fe      	b.n	80088e6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	f000 f95f 	bl	8008bac <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d102      	bne.n	80088fe <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f002 f811 	bl	800a920 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80088fe:	bf00      	nop
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008906:	b480      	push	{r7}
 8008908:	b085      	sub	sp, #20
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	d006      	beq.n	8008924 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008920:	60fb      	str	r3, [r7, #12]
 8008922:	e001      	b.n	8008928 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008924:	2300      	movs	r3, #0
 8008926:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008928:	68fb      	ldr	r3, [r7, #12]
	}
 800892a:	4618      	mov	r0, r3
 800892c:	3714      	adds	r7, #20
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr

08008936 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b086      	sub	sp, #24
 800893a:	af00      	add	r7, sp, #0
 800893c:	60f8      	str	r0, [r7, #12]
 800893e:	60b9      	str	r1, [r7, #8]
 8008940:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008942:	2300      	movs	r3, #0
 8008944:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800894a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10d      	bne.n	8008970 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d14d      	bne.n	80089f8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	4618      	mov	r0, r3
 8008962:	f001 f81b 	bl	800999c <xTaskPriorityDisinherit>
 8008966:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	609a      	str	r2, [r3, #8]
 800896e:	e043      	b.n	80089f8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d119      	bne.n	80089aa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6858      	ldr	r0, [r3, #4]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	461a      	mov	r2, r3
 8008980:	68b9      	ldr	r1, [r7, #8]
 8008982:	f002 f975 	bl	800ac70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898e:	441a      	add	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	685a      	ldr	r2, [r3, #4]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	429a      	cmp	r2, r3
 800899e:	d32b      	bcc.n	80089f8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	605a      	str	r2, [r3, #4]
 80089a8:	e026      	b.n	80089f8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	68d8      	ldr	r0, [r3, #12]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b2:	461a      	mov	r2, r3
 80089b4:	68b9      	ldr	r1, [r7, #8]
 80089b6:	f002 f95b 	bl	800ac70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	68da      	ldr	r2, [r3, #12]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c2:	425b      	negs	r3, r3
 80089c4:	441a      	add	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d207      	bcs.n	80089e6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	689a      	ldr	r2, [r3, #8]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089de:	425b      	negs	r3, r3
 80089e0:	441a      	add	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d105      	bne.n	80089f8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d002      	beq.n	80089f8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	3b01      	subs	r3, #1
 80089f6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	1c5a      	adds	r2, r3, #1
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008a00:	697b      	ldr	r3, [r7, #20]
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3718      	adds	r7, #24
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b082      	sub	sp, #8
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
 8008a12:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d018      	beq.n	8008a4e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	68da      	ldr	r2, [r3, #12]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a24:	441a      	add	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d303      	bcc.n	8008a3e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	68d9      	ldr	r1, [r3, #12]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a46:	461a      	mov	r2, r3
 8008a48:	6838      	ldr	r0, [r7, #0]
 8008a4a:	f002 f911 	bl	800ac70 <memcpy>
	}
}
 8008a4e:	bf00      	nop
 8008a50:	3708      	adds	r7, #8
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b084      	sub	sp, #16
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008a5e:	f001 fd71 	bl	800a544 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a68:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a6a:	e011      	b.n	8008a90 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d012      	beq.n	8008a9a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	3324      	adds	r3, #36	; 0x24
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f000 fd47 	bl	800950c <xTaskRemoveFromEventList>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d001      	beq.n	8008a88 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008a84:	f000 fe1e 	bl	80096c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008a88:	7bfb      	ldrb	r3, [r7, #15]
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dce9      	bgt.n	8008a6c <prvUnlockQueue+0x16>
 8008a98:	e000      	b.n	8008a9c <prvUnlockQueue+0x46>
					break;
 8008a9a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	22ff      	movs	r2, #255	; 0xff
 8008aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008aa4:	f001 fd7e 	bl	800a5a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008aa8:	f001 fd4c 	bl	800a544 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ab2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ab4:	e011      	b.n	8008ada <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d012      	beq.n	8008ae4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	3310      	adds	r3, #16
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 fd22 	bl	800950c <xTaskRemoveFromEventList>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d001      	beq.n	8008ad2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008ace:	f000 fdf9 	bl	80096c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008ad2:	7bbb      	ldrb	r3, [r7, #14]
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ada:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dce9      	bgt.n	8008ab6 <prvUnlockQueue+0x60>
 8008ae2:	e000      	b.n	8008ae6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008ae4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	22ff      	movs	r2, #255	; 0xff
 8008aea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008aee:	f001 fd59 	bl	800a5a4 <vPortExitCritical>
}
 8008af2:	bf00      	nop
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b02:	f001 fd1f 	bl	800a544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d102      	bne.n	8008b14 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	60fb      	str	r3, [r7, #12]
 8008b12:	e001      	b.n	8008b18 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008b14:	2300      	movs	r3, #0
 8008b16:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b18:	f001 fd44 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b084      	sub	sp, #16
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b2e:	f001 fd09 	bl	800a544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d102      	bne.n	8008b44 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	60fb      	str	r3, [r7, #12]
 8008b42:	e001      	b.n	8008b48 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008b44:	2300      	movs	r3, #0
 8008b46:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b48:	f001 fd2c 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
	...

08008b58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b62:	2300      	movs	r3, #0
 8008b64:	60fb      	str	r3, [r7, #12]
 8008b66:	e014      	b.n	8008b92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008b68:	4a0f      	ldr	r2, [pc, #60]	; (8008ba8 <vQueueAddToRegistry+0x50>)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d10b      	bne.n	8008b8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008b74:	490c      	ldr	r1, [pc, #48]	; (8008ba8 <vQueueAddToRegistry+0x50>)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008b7e:	4a0a      	ldr	r2, [pc, #40]	; (8008ba8 <vQueueAddToRegistry+0x50>)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	4413      	add	r3, r2
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008b8a:	e006      	b.n	8008b9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	60fb      	str	r3, [r7, #12]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b07      	cmp	r3, #7
 8008b96:	d9e7      	bls.n	8008b68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008b98:	bf00      	nop
 8008b9a:	bf00      	nop
 8008b9c:	3714      	adds	r7, #20
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba4:	4770      	bx	lr
 8008ba6:	bf00      	nop
 8008ba8:	200013c8 	.word	0x200013c8

08008bac <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	e016      	b.n	8008be8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008bba:	4a10      	ldr	r2, [pc, #64]	; (8008bfc <vQueueUnregisterQueue+0x50>)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	4413      	add	r3, r2
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d10b      	bne.n	8008be2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008bca:	4a0c      	ldr	r2, [pc, #48]	; (8008bfc <vQueueUnregisterQueue+0x50>)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2100      	movs	r1, #0
 8008bd0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008bd4:	4a09      	ldr	r2, [pc, #36]	; (8008bfc <vQueueUnregisterQueue+0x50>)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	00db      	lsls	r3, r3, #3
 8008bda:	4413      	add	r3, r2
 8008bdc:	2200      	movs	r2, #0
 8008bde:	605a      	str	r2, [r3, #4]
				break;
 8008be0:	e006      	b.n	8008bf0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	3301      	adds	r3, #1
 8008be6:	60fb      	str	r3, [r7, #12]
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2b07      	cmp	r3, #7
 8008bec:	d9e5      	bls.n	8008bba <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008bee:	bf00      	nop
 8008bf0:	bf00      	nop
 8008bf2:	3714      	adds	r7, #20
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr
 8008bfc:	200013c8 	.word	0x200013c8

08008c00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b086      	sub	sp, #24
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c10:	f001 fc98 	bl	800a544 <vPortEnterCritical>
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c1a:	b25b      	sxtb	r3, r3
 8008c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c20:	d103      	bne.n	8008c2a <vQueueWaitForMessageRestricted+0x2a>
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c30:	b25b      	sxtb	r3, r3
 8008c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c36:	d103      	bne.n	8008c40 <vQueueWaitForMessageRestricted+0x40>
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c40:	f001 fcb0 	bl	800a5a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d106      	bne.n	8008c5a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	3324      	adds	r3, #36	; 0x24
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	68b9      	ldr	r1, [r7, #8]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 fc2d 	bl	80094b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008c5a:	6978      	ldr	r0, [r7, #20]
 8008c5c:	f7ff fefb 	bl	8008a56 <prvUnlockQueue>
	}
 8008c60:	bf00      	nop
 8008c62:	3718      	adds	r7, #24
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b08e      	sub	sp, #56	; 0x38
 8008c6c:	af04      	add	r7, sp, #16
 8008c6e:	60f8      	str	r0, [r7, #12]
 8008c70:	60b9      	str	r1, [r7, #8]
 8008c72:	607a      	str	r2, [r7, #4]
 8008c74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10a      	bne.n	8008c92 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c80:	f383 8811 	msr	BASEPRI, r3
 8008c84:	f3bf 8f6f 	isb	sy
 8008c88:	f3bf 8f4f 	dsb	sy
 8008c8c:	623b      	str	r3, [r7, #32]
}
 8008c8e:	bf00      	nop
 8008c90:	e7fe      	b.n	8008c90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d10a      	bne.n	8008cae <xTaskCreateStatic+0x46>
	__asm volatile
 8008c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	61fb      	str	r3, [r7, #28]
}
 8008caa:	bf00      	nop
 8008cac:	e7fe      	b.n	8008cac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008cae:	23a8      	movs	r3, #168	; 0xa8
 8008cb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	2ba8      	cmp	r3, #168	; 0xa8
 8008cb6:	d00a      	beq.n	8008cce <xTaskCreateStatic+0x66>
	__asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	61bb      	str	r3, [r7, #24]
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008cce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d01e      	beq.n	8008d14 <xTaskCreateStatic+0xac>
 8008cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01b      	beq.n	8008d14 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cde:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ce4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce8:	2202      	movs	r2, #2
 8008cea:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008cee:	2300      	movs	r3, #0
 8008cf0:	9303      	str	r3, [sp, #12]
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf4:	9302      	str	r3, [sp, #8]
 8008cf6:	f107 0314 	add.w	r3, r7, #20
 8008cfa:	9301      	str	r3, [sp, #4]
 8008cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	68b9      	ldr	r1, [r7, #8]
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 f850 	bl	8008dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d0e:	f000 f8f3 	bl	8008ef8 <prvAddNewTaskToReadyList>
 8008d12:	e001      	b.n	8008d18 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008d14:	2300      	movs	r3, #0
 8008d16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d18:	697b      	ldr	r3, [r7, #20]
	}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3728      	adds	r7, #40	; 0x28
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b08c      	sub	sp, #48	; 0x30
 8008d26:	af04      	add	r7, sp, #16
 8008d28:	60f8      	str	r0, [r7, #12]
 8008d2a:	60b9      	str	r1, [r7, #8]
 8008d2c:	603b      	str	r3, [r7, #0]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d32:	88fb      	ldrh	r3, [r7, #6]
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 fd26 	bl	800a788 <pvPortMalloc>
 8008d3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00e      	beq.n	8008d62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008d44:	20a8      	movs	r0, #168	; 0xa8
 8008d46:	f001 fd1f 	bl	800a788 <pvPortMalloc>
 8008d4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d003      	beq.n	8008d5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	631a      	str	r2, [r3, #48]	; 0x30
 8008d58:	e005      	b.n	8008d66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d5a:	6978      	ldr	r0, [r7, #20]
 8008d5c:	f001 fde0 	bl	800a920 <vPortFree>
 8008d60:	e001      	b.n	8008d66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008d62:	2300      	movs	r3, #0
 8008d64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d017      	beq.n	8008d9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008d74:	88fa      	ldrh	r2, [r7, #6]
 8008d76:	2300      	movs	r3, #0
 8008d78:	9303      	str	r3, [sp, #12]
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	9302      	str	r3, [sp, #8]
 8008d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d80:	9301      	str	r3, [sp, #4]
 8008d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d84:	9300      	str	r3, [sp, #0]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	68b9      	ldr	r1, [r7, #8]
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f000 f80e 	bl	8008dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d90:	69f8      	ldr	r0, [r7, #28]
 8008d92:	f000 f8b1 	bl	8008ef8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008d96:	2301      	movs	r3, #1
 8008d98:	61bb      	str	r3, [r7, #24]
 8008d9a:	e002      	b.n	8008da2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008da0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008da2:	69bb      	ldr	r3, [r7, #24]
	}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3720      	adds	r7, #32
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b088      	sub	sp, #32
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	21a5      	movs	r1, #165	; 0xa5
 8008dc6:	f001 fec9 	bl	800ab5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	f023 0307 	bic.w	r3, r3, #7
 8008de2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	f003 0307 	and.w	r3, r3, #7
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00a      	beq.n	8008e04 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	617b      	str	r3, [r7, #20]
}
 8008e00:	bf00      	nop
 8008e02:	e7fe      	b.n	8008e02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d01f      	beq.n	8008e4a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	61fb      	str	r3, [r7, #28]
 8008e0e:	e012      	b.n	8008e36 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	4413      	add	r3, r2
 8008e16:	7819      	ldrb	r1, [r3, #0]
 8008e18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e1a:	69fb      	ldr	r3, [r7, #28]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	3334      	adds	r3, #52	; 0x34
 8008e20:	460a      	mov	r2, r1
 8008e22:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e24:	68ba      	ldr	r2, [r7, #8]
 8008e26:	69fb      	ldr	r3, [r7, #28]
 8008e28:	4413      	add	r3, r2
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d006      	beq.n	8008e3e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	3301      	adds	r3, #1
 8008e34:	61fb      	str	r3, [r7, #28]
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	2b0f      	cmp	r3, #15
 8008e3a:	d9e9      	bls.n	8008e10 <prvInitialiseNewTask+0x64>
 8008e3c:	e000      	b.n	8008e40 <prvInitialiseNewTask+0x94>
			{
				break;
 8008e3e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e48:	e003      	b.n	8008e52 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e54:	2b37      	cmp	r3, #55	; 0x37
 8008e56:	d901      	bls.n	8008e5c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e58:	2337      	movs	r3, #55	; 0x37
 8008e5a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e60:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e66:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e70:	3304      	adds	r3, #4
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7fe fed6 	bl	8007c24 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7a:	3318      	adds	r3, #24
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7fe fed1 	bl	8007c24 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e86:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e8a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e90:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e96:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eaa:	3354      	adds	r3, #84	; 0x54
 8008eac:	224c      	movs	r2, #76	; 0x4c
 8008eae:	2100      	movs	r1, #0
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f001 fe53 	bl	800ab5c <memset>
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb8:	4a0c      	ldr	r2, [pc, #48]	; (8008eec <prvInitialiseNewTask+0x140>)
 8008eba:	659a      	str	r2, [r3, #88]	; 0x58
 8008ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebe:	4a0c      	ldr	r2, [pc, #48]	; (8008ef0 <prvInitialiseNewTask+0x144>)
 8008ec0:	65da      	str	r2, [r3, #92]	; 0x5c
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec4:	4a0b      	ldr	r2, [pc, #44]	; (8008ef4 <prvInitialiseNewTask+0x148>)
 8008ec6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ec8:	683a      	ldr	r2, [r7, #0]
 8008eca:	68f9      	ldr	r1, [r7, #12]
 8008ecc:	69b8      	ldr	r0, [r7, #24]
 8008ece:	f001 fa0b 	bl	800a2e8 <pxPortInitialiseStack>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d002      	beq.n	8008ee4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ee2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ee4:	bf00      	nop
 8008ee6:	3720      	adds	r7, #32
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20002808 	.word	0x20002808
 8008ef0:	20002870 	.word	0x20002870
 8008ef4:	200028d8 	.word	0x200028d8

08008ef8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f00:	f001 fb20 	bl	800a544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f04:	4b2d      	ldr	r3, [pc, #180]	; (8008fbc <prvAddNewTaskToReadyList+0xc4>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	4a2c      	ldr	r2, [pc, #176]	; (8008fbc <prvAddNewTaskToReadyList+0xc4>)
 8008f0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f0e:	4b2c      	ldr	r3, [pc, #176]	; (8008fc0 <prvAddNewTaskToReadyList+0xc8>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d109      	bne.n	8008f2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f16:	4a2a      	ldr	r2, [pc, #168]	; (8008fc0 <prvAddNewTaskToReadyList+0xc8>)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f1c:	4b27      	ldr	r3, [pc, #156]	; (8008fbc <prvAddNewTaskToReadyList+0xc4>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d110      	bne.n	8008f46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f24:	f000 fbf2 	bl	800970c <prvInitialiseTaskLists>
 8008f28:	e00d      	b.n	8008f46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f2a:	4b26      	ldr	r3, [pc, #152]	; (8008fc4 <prvAddNewTaskToReadyList+0xcc>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d109      	bne.n	8008f46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f32:	4b23      	ldr	r3, [pc, #140]	; (8008fc0 <prvAddNewTaskToReadyList+0xc8>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d802      	bhi.n	8008f46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f40:	4a1f      	ldr	r2, [pc, #124]	; (8008fc0 <prvAddNewTaskToReadyList+0xc8>)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f46:	4b20      	ldr	r3, [pc, #128]	; (8008fc8 <prvAddNewTaskToReadyList+0xd0>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	4a1e      	ldr	r2, [pc, #120]	; (8008fc8 <prvAddNewTaskToReadyList+0xd0>)
 8008f4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f50:	4b1d      	ldr	r3, [pc, #116]	; (8008fc8 <prvAddNewTaskToReadyList+0xd0>)
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f5c:	4b1b      	ldr	r3, [pc, #108]	; (8008fcc <prvAddNewTaskToReadyList+0xd4>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d903      	bls.n	8008f6c <prvAddNewTaskToReadyList+0x74>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f68:	4a18      	ldr	r2, [pc, #96]	; (8008fcc <prvAddNewTaskToReadyList+0xd4>)
 8008f6a:	6013      	str	r3, [r2, #0]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f70:	4613      	mov	r3, r2
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	4413      	add	r3, r2
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	4a15      	ldr	r2, [pc, #84]	; (8008fd0 <prvAddNewTaskToReadyList+0xd8>)
 8008f7a:	441a      	add	r2, r3
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	3304      	adds	r3, #4
 8008f80:	4619      	mov	r1, r3
 8008f82:	4610      	mov	r0, r2
 8008f84:	f7fe fe5b 	bl	8007c3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f88:	f001 fb0c 	bl	800a5a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f8c:	4b0d      	ldr	r3, [pc, #52]	; (8008fc4 <prvAddNewTaskToReadyList+0xcc>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d00e      	beq.n	8008fb2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f94:	4b0a      	ldr	r3, [pc, #40]	; (8008fc0 <prvAddNewTaskToReadyList+0xc8>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d207      	bcs.n	8008fb2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fa2:	4b0c      	ldr	r3, [pc, #48]	; (8008fd4 <prvAddNewTaskToReadyList+0xdc>)
 8008fa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fa8:	601a      	str	r2, [r3, #0]
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fb2:	bf00      	nop
 8008fb4:	3708      	adds	r7, #8
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	200018dc 	.word	0x200018dc
 8008fc0:	20001408 	.word	0x20001408
 8008fc4:	200018e8 	.word	0x200018e8
 8008fc8:	200018f8 	.word	0x200018f8
 8008fcc:	200018e4 	.word	0x200018e4
 8008fd0:	2000140c 	.word	0x2000140c
 8008fd4:	e000ed04 	.word	0xe000ed04

08008fd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b08a      	sub	sp, #40	; 0x28
 8008fdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008fe6:	463a      	mov	r2, r7
 8008fe8:	1d39      	adds	r1, r7, #4
 8008fea:	f107 0308 	add.w	r3, r7, #8
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7fe fdc4 	bl	8007b7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	9202      	str	r2, [sp, #8]
 8008ffc:	9301      	str	r3, [sp, #4]
 8008ffe:	2300      	movs	r3, #0
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	2300      	movs	r3, #0
 8009004:	460a      	mov	r2, r1
 8009006:	4924      	ldr	r1, [pc, #144]	; (8009098 <vTaskStartScheduler+0xc0>)
 8009008:	4824      	ldr	r0, [pc, #144]	; (800909c <vTaskStartScheduler+0xc4>)
 800900a:	f7ff fe2d 	bl	8008c68 <xTaskCreateStatic>
 800900e:	4603      	mov	r3, r0
 8009010:	4a23      	ldr	r2, [pc, #140]	; (80090a0 <vTaskStartScheduler+0xc8>)
 8009012:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009014:	4b22      	ldr	r3, [pc, #136]	; (80090a0 <vTaskStartScheduler+0xc8>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d002      	beq.n	8009022 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800901c:	2301      	movs	r3, #1
 800901e:	617b      	str	r3, [r7, #20]
 8009020:	e001      	b.n	8009026 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009022:	2300      	movs	r3, #0
 8009024:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d102      	bne.n	8009032 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800902c:	f000 fe0e 	bl	8009c4c <xTimerCreateTimerTask>
 8009030:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	2b01      	cmp	r3, #1
 8009036:	d11b      	bne.n	8009070 <vTaskStartScheduler+0x98>
	__asm volatile
 8009038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903c:	f383 8811 	msr	BASEPRI, r3
 8009040:	f3bf 8f6f 	isb	sy
 8009044:	f3bf 8f4f 	dsb	sy
 8009048:	613b      	str	r3, [r7, #16]
}
 800904a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800904c:	4b15      	ldr	r3, [pc, #84]	; (80090a4 <vTaskStartScheduler+0xcc>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	3354      	adds	r3, #84	; 0x54
 8009052:	4a15      	ldr	r2, [pc, #84]	; (80090a8 <vTaskStartScheduler+0xd0>)
 8009054:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009056:	4b15      	ldr	r3, [pc, #84]	; (80090ac <vTaskStartScheduler+0xd4>)
 8009058:	f04f 32ff 	mov.w	r2, #4294967295
 800905c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800905e:	4b14      	ldr	r3, [pc, #80]	; (80090b0 <vTaskStartScheduler+0xd8>)
 8009060:	2201      	movs	r2, #1
 8009062:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009064:	4b13      	ldr	r3, [pc, #76]	; (80090b4 <vTaskStartScheduler+0xdc>)
 8009066:	2200      	movs	r2, #0
 8009068:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800906a:	f001 f9c9 	bl	800a400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800906e:	e00e      	b.n	800908e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009076:	d10a      	bne.n	800908e <vTaskStartScheduler+0xb6>
	__asm volatile
 8009078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800907c:	f383 8811 	msr	BASEPRI, r3
 8009080:	f3bf 8f6f 	isb	sy
 8009084:	f3bf 8f4f 	dsb	sy
 8009088:	60fb      	str	r3, [r7, #12]
}
 800908a:	bf00      	nop
 800908c:	e7fe      	b.n	800908c <vTaskStartScheduler+0xb4>
}
 800908e:	bf00      	nop
 8009090:	3718      	adds	r7, #24
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	0800add8 	.word	0x0800add8
 800909c:	080096dd 	.word	0x080096dd
 80090a0:	20001900 	.word	0x20001900
 80090a4:	20001408 	.word	0x20001408
 80090a8:	2000005c 	.word	0x2000005c
 80090ac:	200018fc 	.word	0x200018fc
 80090b0:	200018e8 	.word	0x200018e8
 80090b4:	200018e0 	.word	0x200018e0

080090b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80090b8:	b480      	push	{r7}
 80090ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80090bc:	4b04      	ldr	r3, [pc, #16]	; (80090d0 <vTaskSuspendAll+0x18>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	3301      	adds	r3, #1
 80090c2:	4a03      	ldr	r2, [pc, #12]	; (80090d0 <vTaskSuspendAll+0x18>)
 80090c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80090c6:	bf00      	nop
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr
 80090d0:	20001904 	.word	0x20001904

080090d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80090da:	2300      	movs	r3, #0
 80090dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80090de:	2300      	movs	r3, #0
 80090e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80090e2:	4b42      	ldr	r3, [pc, #264]	; (80091ec <xTaskResumeAll+0x118>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10a      	bne.n	8009100 <xTaskResumeAll+0x2c>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	603b      	str	r3, [r7, #0]
}
 80090fc:	bf00      	nop
 80090fe:	e7fe      	b.n	80090fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009100:	f001 fa20 	bl	800a544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009104:	4b39      	ldr	r3, [pc, #228]	; (80091ec <xTaskResumeAll+0x118>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3b01      	subs	r3, #1
 800910a:	4a38      	ldr	r2, [pc, #224]	; (80091ec <xTaskResumeAll+0x118>)
 800910c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800910e:	4b37      	ldr	r3, [pc, #220]	; (80091ec <xTaskResumeAll+0x118>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d162      	bne.n	80091dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009116:	4b36      	ldr	r3, [pc, #216]	; (80091f0 <xTaskResumeAll+0x11c>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d05e      	beq.n	80091dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800911e:	e02f      	b.n	8009180 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009120:	4b34      	ldr	r3, [pc, #208]	; (80091f4 <xTaskResumeAll+0x120>)
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3318      	adds	r3, #24
 800912c:	4618      	mov	r0, r3
 800912e:	f7fe fde3 	bl	8007cf8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	3304      	adds	r3, #4
 8009136:	4618      	mov	r0, r3
 8009138:	f7fe fdde 	bl	8007cf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009140:	4b2d      	ldr	r3, [pc, #180]	; (80091f8 <xTaskResumeAll+0x124>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	429a      	cmp	r2, r3
 8009146:	d903      	bls.n	8009150 <xTaskResumeAll+0x7c>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914c:	4a2a      	ldr	r2, [pc, #168]	; (80091f8 <xTaskResumeAll+0x124>)
 800914e:	6013      	str	r3, [r2, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009154:	4613      	mov	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	4a27      	ldr	r2, [pc, #156]	; (80091fc <xTaskResumeAll+0x128>)
 800915e:	441a      	add	r2, r3
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	3304      	adds	r3, #4
 8009164:	4619      	mov	r1, r3
 8009166:	4610      	mov	r0, r2
 8009168:	f7fe fd69 	bl	8007c3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009170:	4b23      	ldr	r3, [pc, #140]	; (8009200 <xTaskResumeAll+0x12c>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009176:	429a      	cmp	r2, r3
 8009178:	d302      	bcc.n	8009180 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800917a:	4b22      	ldr	r3, [pc, #136]	; (8009204 <xTaskResumeAll+0x130>)
 800917c:	2201      	movs	r2, #1
 800917e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009180:	4b1c      	ldr	r3, [pc, #112]	; (80091f4 <xTaskResumeAll+0x120>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d1cb      	bne.n	8009120 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800918e:	f000 fb5f 	bl	8009850 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009192:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <xTaskResumeAll+0x134>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d010      	beq.n	80091c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800919e:	f000 f847 	bl	8009230 <xTaskIncrementTick>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80091a8:	4b16      	ldr	r3, [pc, #88]	; (8009204 <xTaskResumeAll+0x130>)
 80091aa:	2201      	movs	r2, #1
 80091ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	3b01      	subs	r3, #1
 80091b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d1f1      	bne.n	800919e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80091ba:	4b13      	ldr	r3, [pc, #76]	; (8009208 <xTaskResumeAll+0x134>)
 80091bc:	2200      	movs	r2, #0
 80091be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80091c0:	4b10      	ldr	r3, [pc, #64]	; (8009204 <xTaskResumeAll+0x130>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d009      	beq.n	80091dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80091c8:	2301      	movs	r3, #1
 80091ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80091cc:	4b0f      	ldr	r3, [pc, #60]	; (800920c <xTaskResumeAll+0x138>)
 80091ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091dc:	f001 f9e2 	bl	800a5a4 <vPortExitCritical>

	return xAlreadyYielded;
 80091e0:	68bb      	ldr	r3, [r7, #8]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	20001904 	.word	0x20001904
 80091f0:	200018dc 	.word	0x200018dc
 80091f4:	2000189c 	.word	0x2000189c
 80091f8:	200018e4 	.word	0x200018e4
 80091fc:	2000140c 	.word	0x2000140c
 8009200:	20001408 	.word	0x20001408
 8009204:	200018f0 	.word	0x200018f0
 8009208:	200018ec 	.word	0x200018ec
 800920c:	e000ed04 	.word	0xe000ed04

08009210 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009216:	4b05      	ldr	r3, [pc, #20]	; (800922c <xTaskGetTickCount+0x1c>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800921c:	687b      	ldr	r3, [r7, #4]
}
 800921e:	4618      	mov	r0, r3
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	200018e0 	.word	0x200018e0

08009230 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009236:	2300      	movs	r3, #0
 8009238:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800923a:	4b4f      	ldr	r3, [pc, #316]	; (8009378 <xTaskIncrementTick+0x148>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2b00      	cmp	r3, #0
 8009240:	f040 808f 	bne.w	8009362 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009244:	4b4d      	ldr	r3, [pc, #308]	; (800937c <xTaskIncrementTick+0x14c>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	3301      	adds	r3, #1
 800924a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800924c:	4a4b      	ldr	r2, [pc, #300]	; (800937c <xTaskIncrementTick+0x14c>)
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d120      	bne.n	800929a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009258:	4b49      	ldr	r3, [pc, #292]	; (8009380 <xTaskIncrementTick+0x150>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00a      	beq.n	8009278 <xTaskIncrementTick+0x48>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009266:	f383 8811 	msr	BASEPRI, r3
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	603b      	str	r3, [r7, #0]
}
 8009274:	bf00      	nop
 8009276:	e7fe      	b.n	8009276 <xTaskIncrementTick+0x46>
 8009278:	4b41      	ldr	r3, [pc, #260]	; (8009380 <xTaskIncrementTick+0x150>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	60fb      	str	r3, [r7, #12]
 800927e:	4b41      	ldr	r3, [pc, #260]	; (8009384 <xTaskIncrementTick+0x154>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a3f      	ldr	r2, [pc, #252]	; (8009380 <xTaskIncrementTick+0x150>)
 8009284:	6013      	str	r3, [r2, #0]
 8009286:	4a3f      	ldr	r2, [pc, #252]	; (8009384 <xTaskIncrementTick+0x154>)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6013      	str	r3, [r2, #0]
 800928c:	4b3e      	ldr	r3, [pc, #248]	; (8009388 <xTaskIncrementTick+0x158>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	3301      	adds	r3, #1
 8009292:	4a3d      	ldr	r2, [pc, #244]	; (8009388 <xTaskIncrementTick+0x158>)
 8009294:	6013      	str	r3, [r2, #0]
 8009296:	f000 fadb 	bl	8009850 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800929a:	4b3c      	ldr	r3, [pc, #240]	; (800938c <xTaskIncrementTick+0x15c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d349      	bcc.n	8009338 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092a4:	4b36      	ldr	r3, [pc, #216]	; (8009380 <xTaskIncrementTick+0x150>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d104      	bne.n	80092b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ae:	4b37      	ldr	r3, [pc, #220]	; (800938c <xTaskIncrementTick+0x15c>)
 80092b0:	f04f 32ff 	mov.w	r2, #4294967295
 80092b4:	601a      	str	r2, [r3, #0]
					break;
 80092b6:	e03f      	b.n	8009338 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092b8:	4b31      	ldr	r3, [pc, #196]	; (8009380 <xTaskIncrementTick+0x150>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68db      	ldr	r3, [r3, #12]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d203      	bcs.n	80092d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80092d0:	4a2e      	ldr	r2, [pc, #184]	; (800938c <xTaskIncrementTick+0x15c>)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80092d6:	e02f      	b.n	8009338 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	3304      	adds	r3, #4
 80092dc:	4618      	mov	r0, r3
 80092de:	f7fe fd0b 	bl	8007cf8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d004      	beq.n	80092f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	3318      	adds	r3, #24
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7fe fd02 	bl	8007cf8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092f8:	4b25      	ldr	r3, [pc, #148]	; (8009390 <xTaskIncrementTick+0x160>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d903      	bls.n	8009308 <xTaskIncrementTick+0xd8>
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009304:	4a22      	ldr	r2, [pc, #136]	; (8009390 <xTaskIncrementTick+0x160>)
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800930c:	4613      	mov	r3, r2
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	4413      	add	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	4a1f      	ldr	r2, [pc, #124]	; (8009394 <xTaskIncrementTick+0x164>)
 8009316:	441a      	add	r2, r3
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	3304      	adds	r3, #4
 800931c:	4619      	mov	r1, r3
 800931e:	4610      	mov	r0, r2
 8009320:	f7fe fc8d 	bl	8007c3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009328:	4b1b      	ldr	r3, [pc, #108]	; (8009398 <xTaskIncrementTick+0x168>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800932e:	429a      	cmp	r2, r3
 8009330:	d3b8      	bcc.n	80092a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009332:	2301      	movs	r3, #1
 8009334:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009336:	e7b5      	b.n	80092a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009338:	4b17      	ldr	r3, [pc, #92]	; (8009398 <xTaskIncrementTick+0x168>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800933e:	4915      	ldr	r1, [pc, #84]	; (8009394 <xTaskIncrementTick+0x164>)
 8009340:	4613      	mov	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	440b      	add	r3, r1
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	2b01      	cmp	r3, #1
 800934e:	d901      	bls.n	8009354 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009350:	2301      	movs	r3, #1
 8009352:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009354:	4b11      	ldr	r3, [pc, #68]	; (800939c <xTaskIncrementTick+0x16c>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d007      	beq.n	800936c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800935c:	2301      	movs	r3, #1
 800935e:	617b      	str	r3, [r7, #20]
 8009360:	e004      	b.n	800936c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009362:	4b0f      	ldr	r3, [pc, #60]	; (80093a0 <xTaskIncrementTick+0x170>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	3301      	adds	r3, #1
 8009368:	4a0d      	ldr	r2, [pc, #52]	; (80093a0 <xTaskIncrementTick+0x170>)
 800936a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800936c:	697b      	ldr	r3, [r7, #20]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3718      	adds	r7, #24
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	20001904 	.word	0x20001904
 800937c:	200018e0 	.word	0x200018e0
 8009380:	20001894 	.word	0x20001894
 8009384:	20001898 	.word	0x20001898
 8009388:	200018f4 	.word	0x200018f4
 800938c:	200018fc 	.word	0x200018fc
 8009390:	200018e4 	.word	0x200018e4
 8009394:	2000140c 	.word	0x2000140c
 8009398:	20001408 	.word	0x20001408
 800939c:	200018f0 	.word	0x200018f0
 80093a0:	200018ec 	.word	0x200018ec

080093a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80093aa:	4b2a      	ldr	r3, [pc, #168]	; (8009454 <vTaskSwitchContext+0xb0>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d003      	beq.n	80093ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80093b2:	4b29      	ldr	r3, [pc, #164]	; (8009458 <vTaskSwitchContext+0xb4>)
 80093b4:	2201      	movs	r2, #1
 80093b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80093b8:	e046      	b.n	8009448 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80093ba:	4b27      	ldr	r3, [pc, #156]	; (8009458 <vTaskSwitchContext+0xb4>)
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093c0:	4b26      	ldr	r3, [pc, #152]	; (800945c <vTaskSwitchContext+0xb8>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	60fb      	str	r3, [r7, #12]
 80093c6:	e010      	b.n	80093ea <vTaskSwitchContext+0x46>
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10a      	bne.n	80093e4 <vTaskSwitchContext+0x40>
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	607b      	str	r3, [r7, #4]
}
 80093e0:	bf00      	nop
 80093e2:	e7fe      	b.n	80093e2 <vTaskSwitchContext+0x3e>
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	3b01      	subs	r3, #1
 80093e8:	60fb      	str	r3, [r7, #12]
 80093ea:	491d      	ldr	r1, [pc, #116]	; (8009460 <vTaskSwitchContext+0xbc>)
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	4613      	mov	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	440b      	add	r3, r1
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d0e4      	beq.n	80093c8 <vTaskSwitchContext+0x24>
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	4613      	mov	r3, r2
 8009402:	009b      	lsls	r3, r3, #2
 8009404:	4413      	add	r3, r2
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	4a15      	ldr	r2, [pc, #84]	; (8009460 <vTaskSwitchContext+0xbc>)
 800940a:	4413      	add	r3, r2
 800940c:	60bb      	str	r3, [r7, #8]
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	685a      	ldr	r2, [r3, #4]
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	605a      	str	r2, [r3, #4]
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	685a      	ldr	r2, [r3, #4]
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	3308      	adds	r3, #8
 8009420:	429a      	cmp	r2, r3
 8009422:	d104      	bne.n	800942e <vTaskSwitchContext+0x8a>
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	685a      	ldr	r2, [r3, #4]
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	605a      	str	r2, [r3, #4]
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	4a0b      	ldr	r2, [pc, #44]	; (8009464 <vTaskSwitchContext+0xc0>)
 8009436:	6013      	str	r3, [r2, #0]
 8009438:	4a08      	ldr	r2, [pc, #32]	; (800945c <vTaskSwitchContext+0xb8>)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800943e:	4b09      	ldr	r3, [pc, #36]	; (8009464 <vTaskSwitchContext+0xc0>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3354      	adds	r3, #84	; 0x54
 8009444:	4a08      	ldr	r2, [pc, #32]	; (8009468 <vTaskSwitchContext+0xc4>)
 8009446:	6013      	str	r3, [r2, #0]
}
 8009448:	bf00      	nop
 800944a:	3714      	adds	r7, #20
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	20001904 	.word	0x20001904
 8009458:	200018f0 	.word	0x200018f0
 800945c:	200018e4 	.word	0x200018e4
 8009460:	2000140c 	.word	0x2000140c
 8009464:	20001408 	.word	0x20001408
 8009468:	2000005c 	.word	0x2000005c

0800946c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10a      	bne.n	8009492 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800947c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	60fb      	str	r3, [r7, #12]
}
 800948e:	bf00      	nop
 8009490:	e7fe      	b.n	8009490 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009492:	4b07      	ldr	r3, [pc, #28]	; (80094b0 <vTaskPlaceOnEventList+0x44>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	3318      	adds	r3, #24
 8009498:	4619      	mov	r1, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f7fe fbf3 	bl	8007c86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094a0:	2101      	movs	r1, #1
 80094a2:	6838      	ldr	r0, [r7, #0]
 80094a4:	f000 fb7e 	bl	8009ba4 <prvAddCurrentTaskToDelayedList>
}
 80094a8:	bf00      	nop
 80094aa:	3710      	adds	r7, #16
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}
 80094b0:	20001408 	.word	0x20001408

080094b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d10a      	bne.n	80094dc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80094c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ca:	f383 8811 	msr	BASEPRI, r3
 80094ce:	f3bf 8f6f 	isb	sy
 80094d2:	f3bf 8f4f 	dsb	sy
 80094d6:	617b      	str	r3, [r7, #20]
}
 80094d8:	bf00      	nop
 80094da:	e7fe      	b.n	80094da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094dc:	4b0a      	ldr	r3, [pc, #40]	; (8009508 <vTaskPlaceOnEventListRestricted+0x54>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	3318      	adds	r3, #24
 80094e2:	4619      	mov	r1, r3
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f7fe fbaa 	bl	8007c3e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d002      	beq.n	80094f6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80094f0:	f04f 33ff 	mov.w	r3, #4294967295
 80094f4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80094f6:	6879      	ldr	r1, [r7, #4]
 80094f8:	68b8      	ldr	r0, [r7, #8]
 80094fa:	f000 fb53 	bl	8009ba4 <prvAddCurrentTaskToDelayedList>
	}
 80094fe:	bf00      	nop
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	20001408 	.word	0x20001408

0800950c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	68db      	ldr	r3, [r3, #12]
 800951a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10a      	bne.n	8009538 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009526:	f383 8811 	msr	BASEPRI, r3
 800952a:	f3bf 8f6f 	isb	sy
 800952e:	f3bf 8f4f 	dsb	sy
 8009532:	60fb      	str	r3, [r7, #12]
}
 8009534:	bf00      	nop
 8009536:	e7fe      	b.n	8009536 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	3318      	adds	r3, #24
 800953c:	4618      	mov	r0, r3
 800953e:	f7fe fbdb 	bl	8007cf8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009542:	4b1e      	ldr	r3, [pc, #120]	; (80095bc <xTaskRemoveFromEventList+0xb0>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d11d      	bne.n	8009586 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	3304      	adds	r3, #4
 800954e:	4618      	mov	r0, r3
 8009550:	f7fe fbd2 	bl	8007cf8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009558:	4b19      	ldr	r3, [pc, #100]	; (80095c0 <xTaskRemoveFromEventList+0xb4>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	429a      	cmp	r2, r3
 800955e:	d903      	bls.n	8009568 <xTaskRemoveFromEventList+0x5c>
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009564:	4a16      	ldr	r2, [pc, #88]	; (80095c0 <xTaskRemoveFromEventList+0xb4>)
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800956c:	4613      	mov	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	4413      	add	r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	4a13      	ldr	r2, [pc, #76]	; (80095c4 <xTaskRemoveFromEventList+0xb8>)
 8009576:	441a      	add	r2, r3
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	3304      	adds	r3, #4
 800957c:	4619      	mov	r1, r3
 800957e:	4610      	mov	r0, r2
 8009580:	f7fe fb5d 	bl	8007c3e <vListInsertEnd>
 8009584:	e005      	b.n	8009592 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	3318      	adds	r3, #24
 800958a:	4619      	mov	r1, r3
 800958c:	480e      	ldr	r0, [pc, #56]	; (80095c8 <xTaskRemoveFromEventList+0xbc>)
 800958e:	f7fe fb56 	bl	8007c3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009596:	4b0d      	ldr	r3, [pc, #52]	; (80095cc <xTaskRemoveFromEventList+0xc0>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959c:	429a      	cmp	r2, r3
 800959e:	d905      	bls.n	80095ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80095a0:	2301      	movs	r3, #1
 80095a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80095a4:	4b0a      	ldr	r3, [pc, #40]	; (80095d0 <xTaskRemoveFromEventList+0xc4>)
 80095a6:	2201      	movs	r2, #1
 80095a8:	601a      	str	r2, [r3, #0]
 80095aa:	e001      	b.n	80095b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80095ac:	2300      	movs	r3, #0
 80095ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80095b0:	697b      	ldr	r3, [r7, #20]
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3718      	adds	r7, #24
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	20001904 	.word	0x20001904
 80095c0:	200018e4 	.word	0x200018e4
 80095c4:	2000140c 	.word	0x2000140c
 80095c8:	2000189c 	.word	0x2000189c
 80095cc:	20001408 	.word	0x20001408
 80095d0:	200018f0 	.word	0x200018f0

080095d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80095dc:	4b06      	ldr	r3, [pc, #24]	; (80095f8 <vTaskInternalSetTimeOutState+0x24>)
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80095e4:	4b05      	ldr	r3, [pc, #20]	; (80095fc <vTaskInternalSetTimeOutState+0x28>)
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	605a      	str	r2, [r3, #4]
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr
 80095f8:	200018f4 	.word	0x200018f4
 80095fc:	200018e0 	.word	0x200018e0

08009600 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b088      	sub	sp, #32
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10a      	bne.n	8009626 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	613b      	str	r3, [r7, #16]
}
 8009622:	bf00      	nop
 8009624:	e7fe      	b.n	8009624 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800962c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	60fb      	str	r3, [r7, #12]
}
 800963e:	bf00      	nop
 8009640:	e7fe      	b.n	8009640 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009642:	f000 ff7f 	bl	800a544 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009646:	4b1d      	ldr	r3, [pc, #116]	; (80096bc <xTaskCheckForTimeOut+0xbc>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	69ba      	ldr	r2, [r7, #24]
 8009652:	1ad3      	subs	r3, r2, r3
 8009654:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800965e:	d102      	bne.n	8009666 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009660:	2300      	movs	r3, #0
 8009662:	61fb      	str	r3, [r7, #28]
 8009664:	e023      	b.n	80096ae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	4b15      	ldr	r3, [pc, #84]	; (80096c0 <xTaskCheckForTimeOut+0xc0>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	429a      	cmp	r2, r3
 8009670:	d007      	beq.n	8009682 <xTaskCheckForTimeOut+0x82>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	69ba      	ldr	r2, [r7, #24]
 8009678:	429a      	cmp	r2, r3
 800967a:	d302      	bcc.n	8009682 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800967c:	2301      	movs	r3, #1
 800967e:	61fb      	str	r3, [r7, #28]
 8009680:	e015      	b.n	80096ae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	697a      	ldr	r2, [r7, #20]
 8009688:	429a      	cmp	r2, r3
 800968a:	d20b      	bcs.n	80096a4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	1ad2      	subs	r2, r2, r3
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7ff ff9b 	bl	80095d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800969e:	2300      	movs	r3, #0
 80096a0:	61fb      	str	r3, [r7, #28]
 80096a2:	e004      	b.n	80096ae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2200      	movs	r2, #0
 80096a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80096aa:	2301      	movs	r3, #1
 80096ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80096ae:	f000 ff79 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 80096b2:	69fb      	ldr	r3, [r7, #28]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3720      	adds	r7, #32
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}
 80096bc:	200018e0 	.word	0x200018e0
 80096c0:	200018f4 	.word	0x200018f4

080096c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80096c4:	b480      	push	{r7}
 80096c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80096c8:	4b03      	ldr	r3, [pc, #12]	; (80096d8 <vTaskMissedYield+0x14>)
 80096ca:	2201      	movs	r2, #1
 80096cc:	601a      	str	r2, [r3, #0]
}
 80096ce:	bf00      	nop
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr
 80096d8:	200018f0 	.word	0x200018f0

080096dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80096e4:	f000 f852 	bl	800978c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80096e8:	4b06      	ldr	r3, [pc, #24]	; (8009704 <prvIdleTask+0x28>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d9f9      	bls.n	80096e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80096f0:	4b05      	ldr	r3, [pc, #20]	; (8009708 <prvIdleTask+0x2c>)
 80096f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009700:	e7f0      	b.n	80096e4 <prvIdleTask+0x8>
 8009702:	bf00      	nop
 8009704:	2000140c 	.word	0x2000140c
 8009708:	e000ed04 	.word	0xe000ed04

0800970c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009712:	2300      	movs	r3, #0
 8009714:	607b      	str	r3, [r7, #4]
 8009716:	e00c      	b.n	8009732 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	4613      	mov	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4413      	add	r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4a12      	ldr	r2, [pc, #72]	; (800976c <prvInitialiseTaskLists+0x60>)
 8009724:	4413      	add	r3, r2
 8009726:	4618      	mov	r0, r3
 8009728:	f7fe fa5c 	bl	8007be4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	3301      	adds	r3, #1
 8009730:	607b      	str	r3, [r7, #4]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2b37      	cmp	r3, #55	; 0x37
 8009736:	d9ef      	bls.n	8009718 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009738:	480d      	ldr	r0, [pc, #52]	; (8009770 <prvInitialiseTaskLists+0x64>)
 800973a:	f7fe fa53 	bl	8007be4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800973e:	480d      	ldr	r0, [pc, #52]	; (8009774 <prvInitialiseTaskLists+0x68>)
 8009740:	f7fe fa50 	bl	8007be4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009744:	480c      	ldr	r0, [pc, #48]	; (8009778 <prvInitialiseTaskLists+0x6c>)
 8009746:	f7fe fa4d 	bl	8007be4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800974a:	480c      	ldr	r0, [pc, #48]	; (800977c <prvInitialiseTaskLists+0x70>)
 800974c:	f7fe fa4a 	bl	8007be4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009750:	480b      	ldr	r0, [pc, #44]	; (8009780 <prvInitialiseTaskLists+0x74>)
 8009752:	f7fe fa47 	bl	8007be4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009756:	4b0b      	ldr	r3, [pc, #44]	; (8009784 <prvInitialiseTaskLists+0x78>)
 8009758:	4a05      	ldr	r2, [pc, #20]	; (8009770 <prvInitialiseTaskLists+0x64>)
 800975a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800975c:	4b0a      	ldr	r3, [pc, #40]	; (8009788 <prvInitialiseTaskLists+0x7c>)
 800975e:	4a05      	ldr	r2, [pc, #20]	; (8009774 <prvInitialiseTaskLists+0x68>)
 8009760:	601a      	str	r2, [r3, #0]
}
 8009762:	bf00      	nop
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	2000140c 	.word	0x2000140c
 8009770:	2000186c 	.word	0x2000186c
 8009774:	20001880 	.word	0x20001880
 8009778:	2000189c 	.word	0x2000189c
 800977c:	200018b0 	.word	0x200018b0
 8009780:	200018c8 	.word	0x200018c8
 8009784:	20001894 	.word	0x20001894
 8009788:	20001898 	.word	0x20001898

0800978c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b082      	sub	sp, #8
 8009790:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009792:	e019      	b.n	80097c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009794:	f000 fed6 	bl	800a544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009798:	4b10      	ldr	r3, [pc, #64]	; (80097dc <prvCheckTasksWaitingTermination+0x50>)
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	3304      	adds	r3, #4
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7fe faa7 	bl	8007cf8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097aa:	4b0d      	ldr	r3, [pc, #52]	; (80097e0 <prvCheckTasksWaitingTermination+0x54>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	4a0b      	ldr	r2, [pc, #44]	; (80097e0 <prvCheckTasksWaitingTermination+0x54>)
 80097b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097b4:	4b0b      	ldr	r3, [pc, #44]	; (80097e4 <prvCheckTasksWaitingTermination+0x58>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	3b01      	subs	r3, #1
 80097ba:	4a0a      	ldr	r2, [pc, #40]	; (80097e4 <prvCheckTasksWaitingTermination+0x58>)
 80097bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80097be:	f000 fef1 	bl	800a5a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f810 	bl	80097e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097c8:	4b06      	ldr	r3, [pc, #24]	; (80097e4 <prvCheckTasksWaitingTermination+0x58>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e1      	bne.n	8009794 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80097d0:	bf00      	nop
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	200018b0 	.word	0x200018b0
 80097e0:	200018dc 	.word	0x200018dc
 80097e4:	200018c4 	.word	0x200018c4

080097e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	3354      	adds	r3, #84	; 0x54
 80097f4:	4618      	mov	r0, r3
 80097f6:	f001 f9b9 	bl	800ab6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009800:	2b00      	cmp	r3, #0
 8009802:	d108      	bne.n	8009816 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009808:	4618      	mov	r0, r3
 800980a:	f001 f889 	bl	800a920 <vPortFree>
				vPortFree( pxTCB );
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f001 f886 	bl	800a920 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009814:	e018      	b.n	8009848 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800981c:	2b01      	cmp	r3, #1
 800981e:	d103      	bne.n	8009828 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f001 f87d 	bl	800a920 <vPortFree>
	}
 8009826:	e00f      	b.n	8009848 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800982e:	2b02      	cmp	r3, #2
 8009830:	d00a      	beq.n	8009848 <prvDeleteTCB+0x60>
	__asm volatile
 8009832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009836:	f383 8811 	msr	BASEPRI, r3
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	60fb      	str	r3, [r7, #12]
}
 8009844:	bf00      	nop
 8009846:	e7fe      	b.n	8009846 <prvDeleteTCB+0x5e>
	}
 8009848:	bf00      	nop
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009856:	4b0c      	ldr	r3, [pc, #48]	; (8009888 <prvResetNextTaskUnblockTime+0x38>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d104      	bne.n	800986a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009860:	4b0a      	ldr	r3, [pc, #40]	; (800988c <prvResetNextTaskUnblockTime+0x3c>)
 8009862:	f04f 32ff 	mov.w	r2, #4294967295
 8009866:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009868:	e008      	b.n	800987c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800986a:	4b07      	ldr	r3, [pc, #28]	; (8009888 <prvResetNextTaskUnblockTime+0x38>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	4a04      	ldr	r2, [pc, #16]	; (800988c <prvResetNextTaskUnblockTime+0x3c>)
 800987a:	6013      	str	r3, [r2, #0]
}
 800987c:	bf00      	nop
 800987e:	370c      	adds	r7, #12
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr
 8009888:	20001894 	.word	0x20001894
 800988c:	200018fc 	.word	0x200018fc

08009890 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009896:	4b0b      	ldr	r3, [pc, #44]	; (80098c4 <xTaskGetSchedulerState+0x34>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d102      	bne.n	80098a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800989e:	2301      	movs	r3, #1
 80098a0:	607b      	str	r3, [r7, #4]
 80098a2:	e008      	b.n	80098b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098a4:	4b08      	ldr	r3, [pc, #32]	; (80098c8 <xTaskGetSchedulerState+0x38>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d102      	bne.n	80098b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80098ac:	2302      	movs	r3, #2
 80098ae:	607b      	str	r3, [r7, #4]
 80098b0:	e001      	b.n	80098b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80098b2:	2300      	movs	r3, #0
 80098b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80098b6:	687b      	ldr	r3, [r7, #4]
	}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr
 80098c4:	200018e8 	.word	0x200018e8
 80098c8:	20001904 	.word	0x20001904

080098cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80098d8:	2300      	movs	r3, #0
 80098da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d051      	beq.n	8009986 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098e6:	4b2a      	ldr	r3, [pc, #168]	; (8009990 <xTaskPriorityInherit+0xc4>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d241      	bcs.n	8009974 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	699b      	ldr	r3, [r3, #24]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	db06      	blt.n	8009906 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098f8:	4b25      	ldr	r3, [pc, #148]	; (8009990 <xTaskPriorityInherit+0xc4>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	6959      	ldr	r1, [r3, #20]
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800990e:	4613      	mov	r3, r2
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	4413      	add	r3, r2
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4a1f      	ldr	r2, [pc, #124]	; (8009994 <xTaskPriorityInherit+0xc8>)
 8009918:	4413      	add	r3, r2
 800991a:	4299      	cmp	r1, r3
 800991c:	d122      	bne.n	8009964 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	3304      	adds	r3, #4
 8009922:	4618      	mov	r0, r3
 8009924:	f7fe f9e8 	bl	8007cf8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009928:	4b19      	ldr	r3, [pc, #100]	; (8009990 <xTaskPriorityInherit+0xc4>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009936:	4b18      	ldr	r3, [pc, #96]	; (8009998 <xTaskPriorityInherit+0xcc>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	429a      	cmp	r2, r3
 800993c:	d903      	bls.n	8009946 <xTaskPriorityInherit+0x7a>
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009942:	4a15      	ldr	r2, [pc, #84]	; (8009998 <xTaskPriorityInherit+0xcc>)
 8009944:	6013      	str	r3, [r2, #0]
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800994a:	4613      	mov	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4413      	add	r3, r2
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4a10      	ldr	r2, [pc, #64]	; (8009994 <xTaskPriorityInherit+0xc8>)
 8009954:	441a      	add	r2, r3
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	3304      	adds	r3, #4
 800995a:	4619      	mov	r1, r3
 800995c:	4610      	mov	r0, r2
 800995e:	f7fe f96e 	bl	8007c3e <vListInsertEnd>
 8009962:	e004      	b.n	800996e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009964:	4b0a      	ldr	r3, [pc, #40]	; (8009990 <xTaskPriorityInherit+0xc4>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800996e:	2301      	movs	r3, #1
 8009970:	60fb      	str	r3, [r7, #12]
 8009972:	e008      	b.n	8009986 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <xTaskPriorityInherit+0xc4>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800997e:	429a      	cmp	r2, r3
 8009980:	d201      	bcs.n	8009986 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009982:	2301      	movs	r3, #1
 8009984:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009986:	68fb      	ldr	r3, [r7, #12]
	}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	20001408 	.word	0x20001408
 8009994:	2000140c 	.word	0x2000140c
 8009998:	200018e4 	.word	0x200018e4

0800999c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80099a8:	2300      	movs	r3, #0
 80099aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d056      	beq.n	8009a60 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80099b2:	4b2e      	ldr	r3, [pc, #184]	; (8009a6c <xTaskPriorityDisinherit+0xd0>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d00a      	beq.n	80099d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80099bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c0:	f383 8811 	msr	BASEPRI, r3
 80099c4:	f3bf 8f6f 	isb	sy
 80099c8:	f3bf 8f4f 	dsb	sy
 80099cc:	60fb      	str	r3, [r7, #12]
}
 80099ce:	bf00      	nop
 80099d0:	e7fe      	b.n	80099d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d10a      	bne.n	80099f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80099da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099de:	f383 8811 	msr	BASEPRI, r3
 80099e2:	f3bf 8f6f 	isb	sy
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	60bb      	str	r3, [r7, #8]
}
 80099ec:	bf00      	nop
 80099ee:	e7fe      	b.n	80099ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099f4:	1e5a      	subs	r2, r3, #1
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d02c      	beq.n	8009a60 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d128      	bne.n	8009a60 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	3304      	adds	r3, #4
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7fe f970 	bl	8007cf8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a24:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a30:	4b0f      	ldr	r3, [pc, #60]	; (8009a70 <xTaskPriorityDisinherit+0xd4>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d903      	bls.n	8009a40 <xTaskPriorityDisinherit+0xa4>
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a3c:	4a0c      	ldr	r2, [pc, #48]	; (8009a70 <xTaskPriorityDisinherit+0xd4>)
 8009a3e:	6013      	str	r3, [r2, #0]
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a44:	4613      	mov	r3, r2
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	4413      	add	r3, r2
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	4a09      	ldr	r2, [pc, #36]	; (8009a74 <xTaskPriorityDisinherit+0xd8>)
 8009a4e:	441a      	add	r2, r3
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	3304      	adds	r3, #4
 8009a54:	4619      	mov	r1, r3
 8009a56:	4610      	mov	r0, r2
 8009a58:	f7fe f8f1 	bl	8007c3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a60:	697b      	ldr	r3, [r7, #20]
	}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3718      	adds	r7, #24
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
 8009a6a:	bf00      	nop
 8009a6c:	20001408 	.word	0x20001408
 8009a70:	200018e4 	.word	0x200018e4
 8009a74:	2000140c 	.word	0x2000140c

08009a78 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b088      	sub	sp, #32
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009a86:	2301      	movs	r3, #1
 8009a88:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d06a      	beq.n	8009b66 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	60fb      	str	r3, [r7, #12]
}
 8009aaa:	bf00      	nop
 8009aac:	e7fe      	b.n	8009aac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab2:	683a      	ldr	r2, [r7, #0]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d902      	bls.n	8009abe <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	61fb      	str	r3, [r7, #28]
 8009abc:	e002      	b.n	8009ac4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ac2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	69fa      	ldr	r2, [r7, #28]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d04b      	beq.n	8009b66 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d146      	bne.n	8009b66 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009ad8:	4b25      	ldr	r3, [pc, #148]	; (8009b70 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	69ba      	ldr	r2, [r7, #24]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d10a      	bne.n	8009af8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	60bb      	str	r3, [r7, #8]
}
 8009af4:	bf00      	nop
 8009af6:	e7fe      	b.n	8009af6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009af8:	69bb      	ldr	r3, [r7, #24]
 8009afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009afc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	69fa      	ldr	r2, [r7, #28]
 8009b02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	db04      	blt.n	8009b16 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	6959      	ldr	r1, [r3, #20]
 8009b1a:	693a      	ldr	r2, [r7, #16]
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	4413      	add	r3, r2
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4a13      	ldr	r2, [pc, #76]	; (8009b74 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009b26:	4413      	add	r3, r2
 8009b28:	4299      	cmp	r1, r3
 8009b2a:	d11c      	bne.n	8009b66 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	4618      	mov	r0, r3
 8009b32:	f7fe f8e1 	bl	8007cf8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b3a:	4b0f      	ldr	r3, [pc, #60]	; (8009b78 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d903      	bls.n	8009b4a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b46:	4a0c      	ldr	r2, [pc, #48]	; (8009b78 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009b48:	6013      	str	r3, [r2, #0]
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	4a07      	ldr	r2, [pc, #28]	; (8009b74 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009b58:	441a      	add	r2, r3
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	3304      	adds	r3, #4
 8009b5e:	4619      	mov	r1, r3
 8009b60:	4610      	mov	r0, r2
 8009b62:	f7fe f86c 	bl	8007c3e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b66:	bf00      	nop
 8009b68:	3720      	adds	r7, #32
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	20001408 	.word	0x20001408
 8009b74:	2000140c 	.word	0x2000140c
 8009b78:	200018e4 	.word	0x200018e4

08009b7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009b7c:	b480      	push	{r7}
 8009b7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009b80:	4b07      	ldr	r3, [pc, #28]	; (8009ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d004      	beq.n	8009b92 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b88:	4b05      	ldr	r3, [pc, #20]	; (8009ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b8e:	3201      	adds	r2, #1
 8009b90:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009b92:	4b03      	ldr	r3, [pc, #12]	; (8009ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009b94:	681b      	ldr	r3, [r3, #0]
	}
 8009b96:	4618      	mov	r0, r3
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr
 8009ba0:	20001408 	.word	0x20001408

08009ba4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009bae:	4b21      	ldr	r3, [pc, #132]	; (8009c34 <prvAddCurrentTaskToDelayedList+0x90>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bb4:	4b20      	ldr	r3, [pc, #128]	; (8009c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	3304      	adds	r3, #4
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fe f89c 	bl	8007cf8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc6:	d10a      	bne.n	8009bde <prvAddCurrentTaskToDelayedList+0x3a>
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d007      	beq.n	8009bde <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bce:	4b1a      	ldr	r3, [pc, #104]	; (8009c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	4819      	ldr	r0, [pc, #100]	; (8009c3c <prvAddCurrentTaskToDelayedList+0x98>)
 8009bd8:	f7fe f831 	bl	8007c3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009bdc:	e026      	b.n	8009c2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009bde:	68fa      	ldr	r2, [r7, #12]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4413      	add	r3, r2
 8009be4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009be6:	4b14      	ldr	r3, [pc, #80]	; (8009c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68ba      	ldr	r2, [r7, #8]
 8009bec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d209      	bcs.n	8009c0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bf6:	4b12      	ldr	r3, [pc, #72]	; (8009c40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	4b0f      	ldr	r3, [pc, #60]	; (8009c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	3304      	adds	r3, #4
 8009c00:	4619      	mov	r1, r3
 8009c02:	4610      	mov	r0, r2
 8009c04:	f7fe f83f 	bl	8007c86 <vListInsert>
}
 8009c08:	e010      	b.n	8009c2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c0a:	4b0e      	ldr	r3, [pc, #56]	; (8009c44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	4b0a      	ldr	r3, [pc, #40]	; (8009c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	3304      	adds	r3, #4
 8009c14:	4619      	mov	r1, r3
 8009c16:	4610      	mov	r0, r2
 8009c18:	f7fe f835 	bl	8007c86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c1c:	4b0a      	ldr	r3, [pc, #40]	; (8009c48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68ba      	ldr	r2, [r7, #8]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d202      	bcs.n	8009c2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009c26:	4a08      	ldr	r2, [pc, #32]	; (8009c48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	6013      	str	r3, [r2, #0]
}
 8009c2c:	bf00      	nop
 8009c2e:	3710      	adds	r7, #16
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	200018e0 	.word	0x200018e0
 8009c38:	20001408 	.word	0x20001408
 8009c3c:	200018c8 	.word	0x200018c8
 8009c40:	20001898 	.word	0x20001898
 8009c44:	20001894 	.word	0x20001894
 8009c48:	200018fc 	.word	0x200018fc

08009c4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b08a      	sub	sp, #40	; 0x28
 8009c50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009c52:	2300      	movs	r3, #0
 8009c54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c56:	f000 fb07 	bl	800a268 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c5a:	4b1c      	ldr	r3, [pc, #112]	; (8009ccc <xTimerCreateTimerTask+0x80>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d021      	beq.n	8009ca6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c66:	2300      	movs	r3, #0
 8009c68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c6a:	1d3a      	adds	r2, r7, #4
 8009c6c:	f107 0108 	add.w	r1, r7, #8
 8009c70:	f107 030c 	add.w	r3, r7, #12
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fd ff9b 	bl	8007bb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c7a:	6879      	ldr	r1, [r7, #4]
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	9202      	str	r2, [sp, #8]
 8009c82:	9301      	str	r3, [sp, #4]
 8009c84:	2302      	movs	r3, #2
 8009c86:	9300      	str	r3, [sp, #0]
 8009c88:	2300      	movs	r3, #0
 8009c8a:	460a      	mov	r2, r1
 8009c8c:	4910      	ldr	r1, [pc, #64]	; (8009cd0 <xTimerCreateTimerTask+0x84>)
 8009c8e:	4811      	ldr	r0, [pc, #68]	; (8009cd4 <xTimerCreateTimerTask+0x88>)
 8009c90:	f7fe ffea 	bl	8008c68 <xTaskCreateStatic>
 8009c94:	4603      	mov	r3, r0
 8009c96:	4a10      	ldr	r2, [pc, #64]	; (8009cd8 <xTimerCreateTimerTask+0x8c>)
 8009c98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c9a:	4b0f      	ldr	r3, [pc, #60]	; (8009cd8 <xTimerCreateTimerTask+0x8c>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d001      	beq.n	8009ca6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d10a      	bne.n	8009cc2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb0:	f383 8811 	msr	BASEPRI, r3
 8009cb4:	f3bf 8f6f 	isb	sy
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	613b      	str	r3, [r7, #16]
}
 8009cbe:	bf00      	nop
 8009cc0:	e7fe      	b.n	8009cc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009cc2:	697b      	ldr	r3, [r7, #20]
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3718      	adds	r7, #24
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}
 8009ccc:	20001938 	.word	0x20001938
 8009cd0:	0800ade0 	.word	0x0800ade0
 8009cd4:	08009e11 	.word	0x08009e11
 8009cd8:	2000193c 	.word	0x2000193c

08009cdc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b08a      	sub	sp, #40	; 0x28
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	607a      	str	r2, [r7, #4]
 8009ce8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009cea:	2300      	movs	r3, #0
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10a      	bne.n	8009d0a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf8:	f383 8811 	msr	BASEPRI, r3
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	f3bf 8f4f 	dsb	sy
 8009d04:	623b      	str	r3, [r7, #32]
}
 8009d06:	bf00      	nop
 8009d08:	e7fe      	b.n	8009d08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009d0a:	4b1a      	ldr	r3, [pc, #104]	; (8009d74 <xTimerGenericCommand+0x98>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d02a      	beq.n	8009d68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	2b05      	cmp	r3, #5
 8009d22:	dc18      	bgt.n	8009d56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009d24:	f7ff fdb4 	bl	8009890 <xTaskGetSchedulerState>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d109      	bne.n	8009d42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009d2e:	4b11      	ldr	r3, [pc, #68]	; (8009d74 <xTimerGenericCommand+0x98>)
 8009d30:	6818      	ldr	r0, [r3, #0]
 8009d32:	f107 0110 	add.w	r1, r7, #16
 8009d36:	2300      	movs	r3, #0
 8009d38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d3a:	f7fe f9af 	bl	800809c <xQueueGenericSend>
 8009d3e:	6278      	str	r0, [r7, #36]	; 0x24
 8009d40:	e012      	b.n	8009d68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009d42:	4b0c      	ldr	r3, [pc, #48]	; (8009d74 <xTimerGenericCommand+0x98>)
 8009d44:	6818      	ldr	r0, [r3, #0]
 8009d46:	f107 0110 	add.w	r1, r7, #16
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f7fe f9a5 	bl	800809c <xQueueGenericSend>
 8009d52:	6278      	str	r0, [r7, #36]	; 0x24
 8009d54:	e008      	b.n	8009d68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d56:	4b07      	ldr	r3, [pc, #28]	; (8009d74 <xTimerGenericCommand+0x98>)
 8009d58:	6818      	ldr	r0, [r3, #0]
 8009d5a:	f107 0110 	add.w	r1, r7, #16
 8009d5e:	2300      	movs	r3, #0
 8009d60:	683a      	ldr	r2, [r7, #0]
 8009d62:	f7fe fa99 	bl	8008298 <xQueueGenericSendFromISR>
 8009d66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3728      	adds	r7, #40	; 0x28
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	20001938 	.word	0x20001938

08009d78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b088      	sub	sp, #32
 8009d7c:	af02      	add	r7, sp, #8
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d82:	4b22      	ldr	r3, [pc, #136]	; (8009e0c <prvProcessExpiredTimer+0x94>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	68db      	ldr	r3, [r3, #12]
 8009d8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	3304      	adds	r3, #4
 8009d90:	4618      	mov	r0, r3
 8009d92:	f7fd ffb1 	bl	8007cf8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d9c:	f003 0304 	and.w	r3, r3, #4
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d022      	beq.n	8009dea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	699a      	ldr	r2, [r3, #24]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	18d1      	adds	r1, r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	683a      	ldr	r2, [r7, #0]
 8009db0:	6978      	ldr	r0, [r7, #20]
 8009db2:	f000 f8d1 	bl	8009f58 <prvInsertTimerInActiveList>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d01f      	beq.n	8009dfc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	2100      	movs	r1, #0
 8009dc6:	6978      	ldr	r0, [r7, #20]
 8009dc8:	f7ff ff88 	bl	8009cdc <xTimerGenericCommand>
 8009dcc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d113      	bne.n	8009dfc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd8:	f383 8811 	msr	BASEPRI, r3
 8009ddc:	f3bf 8f6f 	isb	sy
 8009de0:	f3bf 8f4f 	dsb	sy
 8009de4:	60fb      	str	r3, [r7, #12]
}
 8009de6:	bf00      	nop
 8009de8:	e7fe      	b.n	8009de8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009df0:	f023 0301 	bic.w	r3, r3, #1
 8009df4:	b2da      	uxtb	r2, r3
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	6a1b      	ldr	r3, [r3, #32]
 8009e00:	6978      	ldr	r0, [r7, #20]
 8009e02:	4798      	blx	r3
}
 8009e04:	bf00      	nop
 8009e06:	3718      	adds	r7, #24
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}
 8009e0c:	20001930 	.word	0x20001930

08009e10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b084      	sub	sp, #16
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e18:	f107 0308 	add.w	r3, r7, #8
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	f000 f857 	bl	8009ed0 <prvGetNextExpireTime>
 8009e22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	4619      	mov	r1, r3
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f000 f803 	bl	8009e34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009e2e:	f000 f8d5 	bl	8009fdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e32:	e7f1      	b.n	8009e18 <prvTimerTask+0x8>

08009e34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009e3e:	f7ff f93b 	bl	80090b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e42:	f107 0308 	add.w	r3, r7, #8
 8009e46:	4618      	mov	r0, r3
 8009e48:	f000 f866 	bl	8009f18 <prvSampleTimeNow>
 8009e4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d130      	bne.n	8009eb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10a      	bne.n	8009e70 <prvProcessTimerOrBlockTask+0x3c>
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d806      	bhi.n	8009e70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e62:	f7ff f937 	bl	80090d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e66:	68f9      	ldr	r1, [r7, #12]
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7ff ff85 	bl	8009d78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e6e:	e024      	b.n	8009eba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d008      	beq.n	8009e88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e76:	4b13      	ldr	r3, [pc, #76]	; (8009ec4 <prvProcessTimerOrBlockTask+0x90>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d101      	bne.n	8009e84 <prvProcessTimerOrBlockTask+0x50>
 8009e80:	2301      	movs	r3, #1
 8009e82:	e000      	b.n	8009e86 <prvProcessTimerOrBlockTask+0x52>
 8009e84:	2300      	movs	r3, #0
 8009e86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e88:	4b0f      	ldr	r3, [pc, #60]	; (8009ec8 <prvProcessTimerOrBlockTask+0x94>)
 8009e8a:	6818      	ldr	r0, [r3, #0]
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	1ad3      	subs	r3, r2, r3
 8009e92:	683a      	ldr	r2, [r7, #0]
 8009e94:	4619      	mov	r1, r3
 8009e96:	f7fe feb3 	bl	8008c00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e9a:	f7ff f91b 	bl	80090d4 <xTaskResumeAll>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10a      	bne.n	8009eba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009ea4:	4b09      	ldr	r3, [pc, #36]	; (8009ecc <prvProcessTimerOrBlockTask+0x98>)
 8009ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eaa:	601a      	str	r2, [r3, #0]
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	f3bf 8f6f 	isb	sy
}
 8009eb4:	e001      	b.n	8009eba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009eb6:	f7ff f90d 	bl	80090d4 <xTaskResumeAll>
}
 8009eba:	bf00      	nop
 8009ebc:	3710      	adds	r7, #16
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	20001934 	.word	0x20001934
 8009ec8:	20001938 	.word	0x20001938
 8009ecc:	e000ed04 	.word	0xe000ed04

08009ed0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ed8:	4b0e      	ldr	r3, [pc, #56]	; (8009f14 <prvGetNextExpireTime+0x44>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d101      	bne.n	8009ee6 <prvGetNextExpireTime+0x16>
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	e000      	b.n	8009ee8 <prvGetNextExpireTime+0x18>
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d105      	bne.n	8009f00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ef4:	4b07      	ldr	r3, [pc, #28]	; (8009f14 <prvGetNextExpireTime+0x44>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	60fb      	str	r3, [r7, #12]
 8009efe:	e001      	b.n	8009f04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009f00:	2300      	movs	r3, #0
 8009f02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009f04:	68fb      	ldr	r3, [r7, #12]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	20001930 	.word	0x20001930

08009f18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009f20:	f7ff f976 	bl	8009210 <xTaskGetTickCount>
 8009f24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009f26:	4b0b      	ldr	r3, [pc, #44]	; (8009f54 <prvSampleTimeNow+0x3c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d205      	bcs.n	8009f3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009f30:	f000 f936 	bl	800a1a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	601a      	str	r2, [r3, #0]
 8009f3a:	e002      	b.n	8009f42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009f42:	4a04      	ldr	r2, [pc, #16]	; (8009f54 <prvSampleTimeNow+0x3c>)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f48:	68fb      	ldr	r3, [r7, #12]
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3710      	adds	r7, #16
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
 8009f52:	bf00      	nop
 8009f54:	20001940 	.word	0x20001940

08009f58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b086      	sub	sp, #24
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	607a      	str	r2, [r7, #4]
 8009f64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f66:	2300      	movs	r3, #0
 8009f68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	68fa      	ldr	r2, [r7, #12]
 8009f74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d812      	bhi.n	8009fa4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	1ad2      	subs	r2, r2, r3
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d302      	bcc.n	8009f92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	617b      	str	r3, [r7, #20]
 8009f90:	e01b      	b.n	8009fca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f92:	4b10      	ldr	r3, [pc, #64]	; (8009fd4 <prvInsertTimerInActiveList+0x7c>)
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	3304      	adds	r3, #4
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	4610      	mov	r0, r2
 8009f9e:	f7fd fe72 	bl	8007c86 <vListInsert>
 8009fa2:	e012      	b.n	8009fca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d206      	bcs.n	8009fba <prvInsertTimerInActiveList+0x62>
 8009fac:	68ba      	ldr	r2, [r7, #8]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d302      	bcc.n	8009fba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	617b      	str	r3, [r7, #20]
 8009fb8:	e007      	b.n	8009fca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fba:	4b07      	ldr	r3, [pc, #28]	; (8009fd8 <prvInsertTimerInActiveList+0x80>)
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	3304      	adds	r3, #4
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4610      	mov	r0, r2
 8009fc6:	f7fd fe5e 	bl	8007c86 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009fca:	697b      	ldr	r3, [r7, #20]
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3718      	adds	r7, #24
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	20001934 	.word	0x20001934
 8009fd8:	20001930 	.word	0x20001930

08009fdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b08e      	sub	sp, #56	; 0x38
 8009fe0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fe2:	e0ca      	b.n	800a17a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	da18      	bge.n	800a01c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009fea:	1d3b      	adds	r3, r7, #4
 8009fec:	3304      	adds	r3, #4
 8009fee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10a      	bne.n	800a00c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffa:	f383 8811 	msr	BASEPRI, r3
 8009ffe:	f3bf 8f6f 	isb	sy
 800a002:	f3bf 8f4f 	dsb	sy
 800a006:	61fb      	str	r3, [r7, #28]
}
 800a008:	bf00      	nop
 800a00a:	e7fe      	b.n	800a00a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a012:	6850      	ldr	r0, [r2, #4]
 800a014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a016:	6892      	ldr	r2, [r2, #8]
 800a018:	4611      	mov	r1, r2
 800a01a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	f2c0 80ab 	blt.w	800a17a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02a:	695b      	ldr	r3, [r3, #20]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d004      	beq.n	800a03a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a032:	3304      	adds	r3, #4
 800a034:	4618      	mov	r0, r3
 800a036:	f7fd fe5f 	bl	8007cf8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a03a:	463b      	mov	r3, r7
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7ff ff6b 	bl	8009f18 <prvSampleTimeNow>
 800a042:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2b09      	cmp	r3, #9
 800a048:	f200 8096 	bhi.w	800a178 <prvProcessReceivedCommands+0x19c>
 800a04c:	a201      	add	r2, pc, #4	; (adr r2, 800a054 <prvProcessReceivedCommands+0x78>)
 800a04e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a052:	bf00      	nop
 800a054:	0800a07d 	.word	0x0800a07d
 800a058:	0800a07d 	.word	0x0800a07d
 800a05c:	0800a07d 	.word	0x0800a07d
 800a060:	0800a0f1 	.word	0x0800a0f1
 800a064:	0800a105 	.word	0x0800a105
 800a068:	0800a14f 	.word	0x0800a14f
 800a06c:	0800a07d 	.word	0x0800a07d
 800a070:	0800a07d 	.word	0x0800a07d
 800a074:	0800a0f1 	.word	0x0800a0f1
 800a078:	0800a105 	.word	0x0800a105
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a082:	f043 0301 	orr.w	r3, r3, #1
 800a086:	b2da      	uxtb	r2, r3
 800a088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a092:	699b      	ldr	r3, [r3, #24]
 800a094:	18d1      	adds	r1, r2, r3
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a09a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a09c:	f7ff ff5c 	bl	8009f58 <prvInsertTimerInActiveList>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d069      	beq.n	800a17a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a8:	6a1b      	ldr	r3, [r3, #32]
 800a0aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0b4:	f003 0304 	and.w	r3, r3, #4
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d05e      	beq.n	800a17a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c0:	699b      	ldr	r3, [r3, #24]
 800a0c2:	441a      	add	r2, r3
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	2100      	movs	r1, #0
 800a0cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0ce:	f7ff fe05 	bl	8009cdc <xTimerGenericCommand>
 800a0d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a0d4:	6a3b      	ldr	r3, [r7, #32]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d14f      	bne.n	800a17a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0de:	f383 8811 	msr	BASEPRI, r3
 800a0e2:	f3bf 8f6f 	isb	sy
 800a0e6:	f3bf 8f4f 	dsb	sy
 800a0ea:	61bb      	str	r3, [r7, #24]
}
 800a0ec:	bf00      	nop
 800a0ee:	e7fe      	b.n	800a0ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0f6:	f023 0301 	bic.w	r3, r3, #1
 800a0fa:	b2da      	uxtb	r2, r3
 800a0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a102:	e03a      	b.n	800a17a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a106:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a10a:	f043 0301 	orr.w	r3, r3, #1
 800a10e:	b2da      	uxtb	r2, r3
 800a110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a112:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a116:	68ba      	ldr	r2, [r7, #8]
 800a118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11e:	699b      	ldr	r3, [r3, #24]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d10a      	bne.n	800a13a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a128:	f383 8811 	msr	BASEPRI, r3
 800a12c:	f3bf 8f6f 	isb	sy
 800a130:	f3bf 8f4f 	dsb	sy
 800a134:	617b      	str	r3, [r7, #20]
}
 800a136:	bf00      	nop
 800a138:	e7fe      	b.n	800a138 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a13c:	699a      	ldr	r2, [r3, #24]
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	18d1      	adds	r1, r2, r3
 800a142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a146:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a148:	f7ff ff06 	bl	8009f58 <prvInsertTimerInActiveList>
					break;
 800a14c:	e015      	b.n	800a17a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a150:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a154:	f003 0302 	and.w	r3, r3, #2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d103      	bne.n	800a164 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a15c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a15e:	f000 fbdf 	bl	800a920 <vPortFree>
 800a162:	e00a      	b.n	800a17a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a166:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a16a:	f023 0301 	bic.w	r3, r3, #1
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a172:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a176:	e000      	b.n	800a17a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a178:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a17a:	4b08      	ldr	r3, [pc, #32]	; (800a19c <prvProcessReceivedCommands+0x1c0>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	1d39      	adds	r1, r7, #4
 800a180:	2200      	movs	r2, #0
 800a182:	4618      	mov	r0, r3
 800a184:	f7fe f9b0 	bl	80084e8 <xQueueReceive>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f47f af2a 	bne.w	8009fe4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a190:	bf00      	nop
 800a192:	bf00      	nop
 800a194:	3730      	adds	r7, #48	; 0x30
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	20001938 	.word	0x20001938

0800a1a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b088      	sub	sp, #32
 800a1a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1a6:	e048      	b.n	800a23a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a1a8:	4b2d      	ldr	r3, [pc, #180]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1b2:	4b2b      	ldr	r3, [pc, #172]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	3304      	adds	r3, #4
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7fd fd99 	bl	8007cf8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	6a1b      	ldr	r3, [r3, #32]
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1d4:	f003 0304 	and.w	r3, r3, #4
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d02e      	beq.n	800a23a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	693a      	ldr	r2, [r7, #16]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d90e      	bls.n	800a20c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	68fa      	ldr	r2, [r7, #12]
 800a1f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1fa:	4b19      	ldr	r3, [pc, #100]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3304      	adds	r3, #4
 800a202:	4619      	mov	r1, r3
 800a204:	4610      	mov	r0, r2
 800a206:	f7fd fd3e 	bl	8007c86 <vListInsert>
 800a20a:	e016      	b.n	800a23a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a20c:	2300      	movs	r3, #0
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	2300      	movs	r3, #0
 800a212:	693a      	ldr	r2, [r7, #16]
 800a214:	2100      	movs	r1, #0
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fd60 	bl	8009cdc <xTimerGenericCommand>
 800a21c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d10a      	bne.n	800a23a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a228:	f383 8811 	msr	BASEPRI, r3
 800a22c:	f3bf 8f6f 	isb	sy
 800a230:	f3bf 8f4f 	dsb	sy
 800a234:	603b      	str	r3, [r7, #0]
}
 800a236:	bf00      	nop
 800a238:	e7fe      	b.n	800a238 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a23a:	4b09      	ldr	r3, [pc, #36]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d1b1      	bne.n	800a1a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a244:	4b06      	ldr	r3, [pc, #24]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a24a:	4b06      	ldr	r3, [pc, #24]	; (800a264 <prvSwitchTimerLists+0xc4>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a04      	ldr	r2, [pc, #16]	; (800a260 <prvSwitchTimerLists+0xc0>)
 800a250:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a252:	4a04      	ldr	r2, [pc, #16]	; (800a264 <prvSwitchTimerLists+0xc4>)
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	6013      	str	r3, [r2, #0]
}
 800a258:	bf00      	nop
 800a25a:	3718      	adds	r7, #24
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	20001930 	.word	0x20001930
 800a264:	20001934 	.word	0x20001934

0800a268 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a26e:	f000 f969 	bl	800a544 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a272:	4b15      	ldr	r3, [pc, #84]	; (800a2c8 <prvCheckForValidListAndQueue+0x60>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d120      	bne.n	800a2bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a27a:	4814      	ldr	r0, [pc, #80]	; (800a2cc <prvCheckForValidListAndQueue+0x64>)
 800a27c:	f7fd fcb2 	bl	8007be4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a280:	4813      	ldr	r0, [pc, #76]	; (800a2d0 <prvCheckForValidListAndQueue+0x68>)
 800a282:	f7fd fcaf 	bl	8007be4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a286:	4b13      	ldr	r3, [pc, #76]	; (800a2d4 <prvCheckForValidListAndQueue+0x6c>)
 800a288:	4a10      	ldr	r2, [pc, #64]	; (800a2cc <prvCheckForValidListAndQueue+0x64>)
 800a28a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a28c:	4b12      	ldr	r3, [pc, #72]	; (800a2d8 <prvCheckForValidListAndQueue+0x70>)
 800a28e:	4a10      	ldr	r2, [pc, #64]	; (800a2d0 <prvCheckForValidListAndQueue+0x68>)
 800a290:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a292:	2300      	movs	r3, #0
 800a294:	9300      	str	r3, [sp, #0]
 800a296:	4b11      	ldr	r3, [pc, #68]	; (800a2dc <prvCheckForValidListAndQueue+0x74>)
 800a298:	4a11      	ldr	r2, [pc, #68]	; (800a2e0 <prvCheckForValidListAndQueue+0x78>)
 800a29a:	2110      	movs	r1, #16
 800a29c:	200a      	movs	r0, #10
 800a29e:	f7fd fdbd 	bl	8007e1c <xQueueGenericCreateStatic>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	4a08      	ldr	r2, [pc, #32]	; (800a2c8 <prvCheckForValidListAndQueue+0x60>)
 800a2a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a2a8:	4b07      	ldr	r3, [pc, #28]	; (800a2c8 <prvCheckForValidListAndQueue+0x60>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d005      	beq.n	800a2bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a2b0:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <prvCheckForValidListAndQueue+0x60>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	490b      	ldr	r1, [pc, #44]	; (800a2e4 <prvCheckForValidListAndQueue+0x7c>)
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f7fe fc4e 	bl	8008b58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a2bc:	f000 f972 	bl	800a5a4 <vPortExitCritical>
}
 800a2c0:	bf00      	nop
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	20001938 	.word	0x20001938
 800a2cc:	20001908 	.word	0x20001908
 800a2d0:	2000191c 	.word	0x2000191c
 800a2d4:	20001930 	.word	0x20001930
 800a2d8:	20001934 	.word	0x20001934
 800a2dc:	200019e4 	.word	0x200019e4
 800a2e0:	20001944 	.word	0x20001944
 800a2e4:	0800ade8 	.word	0x0800ade8

0800a2e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	60f8      	str	r0, [r7, #12]
 800a2f0:	60b9      	str	r1, [r7, #8]
 800a2f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	3b04      	subs	r3, #4
 800a2f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a300:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	3b04      	subs	r3, #4
 800a306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	f023 0201 	bic.w	r2, r3, #1
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	3b04      	subs	r3, #4
 800a316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a318:	4a0c      	ldr	r2, [pc, #48]	; (800a34c <pxPortInitialiseStack+0x64>)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	3b14      	subs	r3, #20
 800a322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	3b04      	subs	r3, #4
 800a32e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f06f 0202 	mvn.w	r2, #2
 800a336:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	3b20      	subs	r3, #32
 800a33c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a33e:	68fb      	ldr	r3, [r7, #12]
}
 800a340:	4618      	mov	r0, r3
 800a342:	3714      	adds	r7, #20
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr
 800a34c:	0800a351 	.word	0x0800a351

0800a350 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a350:	b480      	push	{r7}
 800a352:	b085      	sub	sp, #20
 800a354:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a356:	2300      	movs	r3, #0
 800a358:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a35a:	4b12      	ldr	r3, [pc, #72]	; (800a3a4 <prvTaskExitError+0x54>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a362:	d00a      	beq.n	800a37a <prvTaskExitError+0x2a>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	60fb      	str	r3, [r7, #12]
}
 800a376:	bf00      	nop
 800a378:	e7fe      	b.n	800a378 <prvTaskExitError+0x28>
	__asm volatile
 800a37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37e:	f383 8811 	msr	BASEPRI, r3
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	f3bf 8f4f 	dsb	sy
 800a38a:	60bb      	str	r3, [r7, #8]
}
 800a38c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a38e:	bf00      	nop
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d0fc      	beq.n	800a390 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a396:	bf00      	nop
 800a398:	bf00      	nop
 800a39a:	3714      	adds	r7, #20
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr
 800a3a4:	2000000c 	.word	0x2000000c
	...

0800a3b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a3b0:	4b07      	ldr	r3, [pc, #28]	; (800a3d0 <pxCurrentTCBConst2>)
 800a3b2:	6819      	ldr	r1, [r3, #0]
 800a3b4:	6808      	ldr	r0, [r1, #0]
 800a3b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ba:	f380 8809 	msr	PSP, r0
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f04f 0000 	mov.w	r0, #0
 800a3c6:	f380 8811 	msr	BASEPRI, r0
 800a3ca:	4770      	bx	lr
 800a3cc:	f3af 8000 	nop.w

0800a3d0 <pxCurrentTCBConst2>:
 800a3d0:	20001408 	.word	0x20001408
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop

0800a3d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3d8:	4808      	ldr	r0, [pc, #32]	; (800a3fc <prvPortStartFirstTask+0x24>)
 800a3da:	6800      	ldr	r0, [r0, #0]
 800a3dc:	6800      	ldr	r0, [r0, #0]
 800a3de:	f380 8808 	msr	MSP, r0
 800a3e2:	f04f 0000 	mov.w	r0, #0
 800a3e6:	f380 8814 	msr	CONTROL, r0
 800a3ea:	b662      	cpsie	i
 800a3ec:	b661      	cpsie	f
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	df00      	svc	0
 800a3f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3fa:	bf00      	nop
 800a3fc:	e000ed08 	.word	0xe000ed08

0800a400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b086      	sub	sp, #24
 800a404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a406:	4b46      	ldr	r3, [pc, #280]	; (800a520 <xPortStartScheduler+0x120>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a46      	ldr	r2, [pc, #280]	; (800a524 <xPortStartScheduler+0x124>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10a      	bne.n	800a426 <xPortStartScheduler+0x26>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	613b      	str	r3, [r7, #16]
}
 800a422:	bf00      	nop
 800a424:	e7fe      	b.n	800a424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a426:	4b3e      	ldr	r3, [pc, #248]	; (800a520 <xPortStartScheduler+0x120>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a3f      	ldr	r2, [pc, #252]	; (800a528 <xPortStartScheduler+0x128>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d10a      	bne.n	800a446 <xPortStartScheduler+0x46>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	60fb      	str	r3, [r7, #12]
}
 800a442:	bf00      	nop
 800a444:	e7fe      	b.n	800a444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a446:	4b39      	ldr	r3, [pc, #228]	; (800a52c <xPortStartScheduler+0x12c>)
 800a448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	22ff      	movs	r2, #255	; 0xff
 800a456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a468:	b2da      	uxtb	r2, r3
 800a46a:	4b31      	ldr	r3, [pc, #196]	; (800a530 <xPortStartScheduler+0x130>)
 800a46c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a46e:	4b31      	ldr	r3, [pc, #196]	; (800a534 <xPortStartScheduler+0x134>)
 800a470:	2207      	movs	r2, #7
 800a472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a474:	e009      	b.n	800a48a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a476:	4b2f      	ldr	r3, [pc, #188]	; (800a534 <xPortStartScheduler+0x134>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	3b01      	subs	r3, #1
 800a47c:	4a2d      	ldr	r2, [pc, #180]	; (800a534 <xPortStartScheduler+0x134>)
 800a47e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a480:	78fb      	ldrb	r3, [r7, #3]
 800a482:	b2db      	uxtb	r3, r3
 800a484:	005b      	lsls	r3, r3, #1
 800a486:	b2db      	uxtb	r3, r3
 800a488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a48a:	78fb      	ldrb	r3, [r7, #3]
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a492:	2b80      	cmp	r3, #128	; 0x80
 800a494:	d0ef      	beq.n	800a476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a496:	4b27      	ldr	r3, [pc, #156]	; (800a534 <xPortStartScheduler+0x134>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f1c3 0307 	rsb	r3, r3, #7
 800a49e:	2b04      	cmp	r3, #4
 800a4a0:	d00a      	beq.n	800a4b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a6:	f383 8811 	msr	BASEPRI, r3
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	f3bf 8f4f 	dsb	sy
 800a4b2:	60bb      	str	r3, [r7, #8]
}
 800a4b4:	bf00      	nop
 800a4b6:	e7fe      	b.n	800a4b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4b8:	4b1e      	ldr	r3, [pc, #120]	; (800a534 <xPortStartScheduler+0x134>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	021b      	lsls	r3, r3, #8
 800a4be:	4a1d      	ldr	r2, [pc, #116]	; (800a534 <xPortStartScheduler+0x134>)
 800a4c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4c2:	4b1c      	ldr	r3, [pc, #112]	; (800a534 <xPortStartScheduler+0x134>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a4ca:	4a1a      	ldr	r2, [pc, #104]	; (800a534 <xPortStartScheduler+0x134>)
 800a4cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	b2da      	uxtb	r2, r3
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4d6:	4b18      	ldr	r3, [pc, #96]	; (800a538 <xPortStartScheduler+0x138>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a17      	ldr	r2, [pc, #92]	; (800a538 <xPortStartScheduler+0x138>)
 800a4dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a4e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4e2:	4b15      	ldr	r3, [pc, #84]	; (800a538 <xPortStartScheduler+0x138>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a14      	ldr	r2, [pc, #80]	; (800a538 <xPortStartScheduler+0x138>)
 800a4e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a4ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4ee:	f000 f8dd 	bl	800a6ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4f2:	4b12      	ldr	r3, [pc, #72]	; (800a53c <xPortStartScheduler+0x13c>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4f8:	f000 f8fc 	bl	800a6f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4fc:	4b10      	ldr	r3, [pc, #64]	; (800a540 <xPortStartScheduler+0x140>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a0f      	ldr	r2, [pc, #60]	; (800a540 <xPortStartScheduler+0x140>)
 800a502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a508:	f7ff ff66 	bl	800a3d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a50c:	f7fe ff4a 	bl	80093a4 <vTaskSwitchContext>
	prvTaskExitError();
 800a510:	f7ff ff1e 	bl	800a350 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	3718      	adds	r7, #24
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	e000ed00 	.word	0xe000ed00
 800a524:	410fc271 	.word	0x410fc271
 800a528:	410fc270 	.word	0x410fc270
 800a52c:	e000e400 	.word	0xe000e400
 800a530:	20001a34 	.word	0x20001a34
 800a534:	20001a38 	.word	0x20001a38
 800a538:	e000ed20 	.word	0xe000ed20
 800a53c:	2000000c 	.word	0x2000000c
 800a540:	e000ef34 	.word	0xe000ef34

0800a544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
	__asm volatile
 800a54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54e:	f383 8811 	msr	BASEPRI, r3
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	f3bf 8f4f 	dsb	sy
 800a55a:	607b      	str	r3, [r7, #4]
}
 800a55c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a55e:	4b0f      	ldr	r3, [pc, #60]	; (800a59c <vPortEnterCritical+0x58>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	3301      	adds	r3, #1
 800a564:	4a0d      	ldr	r2, [pc, #52]	; (800a59c <vPortEnterCritical+0x58>)
 800a566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a568:	4b0c      	ldr	r3, [pc, #48]	; (800a59c <vPortEnterCritical+0x58>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d10f      	bne.n	800a590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a570:	4b0b      	ldr	r3, [pc, #44]	; (800a5a0 <vPortEnterCritical+0x5c>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	b2db      	uxtb	r3, r3
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00a      	beq.n	800a590 <vPortEnterCritical+0x4c>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	603b      	str	r3, [r7, #0]
}
 800a58c:	bf00      	nop
 800a58e:	e7fe      	b.n	800a58e <vPortEnterCritical+0x4a>
	}
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	2000000c 	.word	0x2000000c
 800a5a0:	e000ed04 	.word	0xe000ed04

0800a5a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b083      	sub	sp, #12
 800a5a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5aa:	4b12      	ldr	r3, [pc, #72]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10a      	bne.n	800a5c8 <vPortExitCritical+0x24>
	__asm volatile
 800a5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	607b      	str	r3, [r7, #4]
}
 800a5c4:	bf00      	nop
 800a5c6:	e7fe      	b.n	800a5c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5c8:	4b0a      	ldr	r3, [pc, #40]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	3b01      	subs	r3, #1
 800a5ce:	4a09      	ldr	r2, [pc, #36]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5d2:	4b08      	ldr	r3, [pc, #32]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d105      	bne.n	800a5e6 <vPortExitCritical+0x42>
 800a5da:	2300      	movs	r3, #0
 800a5dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	f383 8811 	msr	BASEPRI, r3
}
 800a5e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5e6:	bf00      	nop
 800a5e8:	370c      	adds	r7, #12
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
 800a5f2:	bf00      	nop
 800a5f4:	2000000c 	.word	0x2000000c
	...

0800a600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a600:	f3ef 8009 	mrs	r0, PSP
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	4b15      	ldr	r3, [pc, #84]	; (800a660 <pxCurrentTCBConst>)
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	f01e 0f10 	tst.w	lr, #16
 800a610:	bf08      	it	eq
 800a612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61a:	6010      	str	r0, [r2, #0]
 800a61c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a620:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a624:	f380 8811 	msr	BASEPRI, r0
 800a628:	f3bf 8f4f 	dsb	sy
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f7fe feb8 	bl	80093a4 <vTaskSwitchContext>
 800a634:	f04f 0000 	mov.w	r0, #0
 800a638:	f380 8811 	msr	BASEPRI, r0
 800a63c:	bc09      	pop	{r0, r3}
 800a63e:	6819      	ldr	r1, [r3, #0]
 800a640:	6808      	ldr	r0, [r1, #0]
 800a642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a646:	f01e 0f10 	tst.w	lr, #16
 800a64a:	bf08      	it	eq
 800a64c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a650:	f380 8809 	msr	PSP, r0
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop
 800a65c:	f3af 8000 	nop.w

0800a660 <pxCurrentTCBConst>:
 800a660:	20001408 	.word	0x20001408
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	607b      	str	r3, [r7, #4]
}
 800a680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a682:	f7fe fdd5 	bl	8009230 <xTaskIncrementTick>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d003      	beq.n	800a694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a68c:	4b06      	ldr	r3, [pc, #24]	; (800a6a8 <xPortSysTickHandler+0x40>)
 800a68e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	f383 8811 	msr	BASEPRI, r3
}
 800a69e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	e000ed04 	.word	0xe000ed04

0800a6ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6b0:	4b0b      	ldr	r3, [pc, #44]	; (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6b6:	4b0b      	ldr	r3, [pc, #44]	; (800a6e4 <vPortSetupTimerInterrupt+0x38>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <vPortSetupTimerInterrupt+0x3c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a0a      	ldr	r2, [pc, #40]	; (800a6ec <vPortSetupTimerInterrupt+0x40>)
 800a6c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c6:	099b      	lsrs	r3, r3, #6
 800a6c8:	4a09      	ldr	r2, [pc, #36]	; (800a6f0 <vPortSetupTimerInterrupt+0x44>)
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ce:	4b04      	ldr	r3, [pc, #16]	; (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6d0:	2207      	movs	r2, #7
 800a6d2:	601a      	str	r2, [r3, #0]
}
 800a6d4:	bf00      	nop
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	e000e010 	.word	0xe000e010
 800a6e4:	e000e018 	.word	0xe000e018
 800a6e8:	20000000 	.word	0x20000000
 800a6ec:	10624dd3 	.word	0x10624dd3
 800a6f0:	e000e014 	.word	0xe000e014

0800a6f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a704 <vPortEnableVFP+0x10>
 800a6f8:	6801      	ldr	r1, [r0, #0]
 800a6fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a6fe:	6001      	str	r1, [r0, #0]
 800a700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a702:	bf00      	nop
 800a704:	e000ed88 	.word	0xe000ed88

0800a708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a708:	b480      	push	{r7}
 800a70a:	b085      	sub	sp, #20
 800a70c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a70e:	f3ef 8305 	mrs	r3, IPSR
 800a712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2b0f      	cmp	r3, #15
 800a718:	d914      	bls.n	800a744 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a71a:	4a17      	ldr	r2, [pc, #92]	; (800a778 <vPortValidateInterruptPriority+0x70>)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	4413      	add	r3, r2
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a724:	4b15      	ldr	r3, [pc, #84]	; (800a77c <vPortValidateInterruptPriority+0x74>)
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	7afa      	ldrb	r2, [r7, #11]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d20a      	bcs.n	800a744 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	607b      	str	r3, [r7, #4]
}
 800a740:	bf00      	nop
 800a742:	e7fe      	b.n	800a742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a744:	4b0e      	ldr	r3, [pc, #56]	; (800a780 <vPortValidateInterruptPriority+0x78>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a74c:	4b0d      	ldr	r3, [pc, #52]	; (800a784 <vPortValidateInterruptPriority+0x7c>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	429a      	cmp	r2, r3
 800a752:	d90a      	bls.n	800a76a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a758:	f383 8811 	msr	BASEPRI, r3
 800a75c:	f3bf 8f6f 	isb	sy
 800a760:	f3bf 8f4f 	dsb	sy
 800a764:	603b      	str	r3, [r7, #0]
}
 800a766:	bf00      	nop
 800a768:	e7fe      	b.n	800a768 <vPortValidateInterruptPriority+0x60>
	}
 800a76a:	bf00      	nop
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop
 800a778:	e000e3f0 	.word	0xe000e3f0
 800a77c:	20001a34 	.word	0x20001a34
 800a780:	e000ed0c 	.word	0xe000ed0c
 800a784:	20001a38 	.word	0x20001a38

0800a788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08a      	sub	sp, #40	; 0x28
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a790:	2300      	movs	r3, #0
 800a792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a794:	f7fe fc90 	bl	80090b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a798:	4b5b      	ldr	r3, [pc, #364]	; (800a908 <pvPortMalloc+0x180>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d101      	bne.n	800a7a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7a0:	f000 f920 	bl	800a9e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7a4:	4b59      	ldr	r3, [pc, #356]	; (800a90c <pvPortMalloc+0x184>)
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	f040 8093 	bne.w	800a8d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d01d      	beq.n	800a7f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a7b8:	2208      	movs	r2, #8
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4413      	add	r3, r2
 800a7be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f003 0307 	and.w	r3, r3, #7
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d014      	beq.n	800a7f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f023 0307 	bic.w	r3, r3, #7
 800a7d0:	3308      	adds	r3, #8
 800a7d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f003 0307 	and.w	r3, r3, #7
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <pvPortMalloc+0x6c>
	__asm volatile
 800a7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	617b      	str	r3, [r7, #20]
}
 800a7f0:	bf00      	nop
 800a7f2:	e7fe      	b.n	800a7f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d06e      	beq.n	800a8d8 <pvPortMalloc+0x150>
 800a7fa:	4b45      	ldr	r3, [pc, #276]	; (800a910 <pvPortMalloc+0x188>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	429a      	cmp	r2, r3
 800a802:	d869      	bhi.n	800a8d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a804:	4b43      	ldr	r3, [pc, #268]	; (800a914 <pvPortMalloc+0x18c>)
 800a806:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a808:	4b42      	ldr	r3, [pc, #264]	; (800a914 <pvPortMalloc+0x18c>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a80e:	e004      	b.n	800a81a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a812:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	429a      	cmp	r2, r3
 800a822:	d903      	bls.n	800a82c <pvPortMalloc+0xa4>
 800a824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1f1      	bne.n	800a810 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a82c:	4b36      	ldr	r3, [pc, #216]	; (800a908 <pvPortMalloc+0x180>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a832:	429a      	cmp	r2, r3
 800a834:	d050      	beq.n	800a8d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a836:	6a3b      	ldr	r3, [r7, #32]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2208      	movs	r2, #8
 800a83c:	4413      	add	r3, r2
 800a83e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	2308      	movs	r3, #8
 800a852:	005b      	lsls	r3, r3, #1
 800a854:	429a      	cmp	r2, r3
 800a856:	d91f      	bls.n	800a898 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a860:	69bb      	ldr	r3, [r7, #24]
 800a862:	f003 0307 	and.w	r3, r3, #7
 800a866:	2b00      	cmp	r3, #0
 800a868:	d00a      	beq.n	800a880 <pvPortMalloc+0xf8>
	__asm volatile
 800a86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86e:	f383 8811 	msr	BASEPRI, r3
 800a872:	f3bf 8f6f 	isb	sy
 800a876:	f3bf 8f4f 	dsb	sy
 800a87a:	613b      	str	r3, [r7, #16]
}
 800a87c:	bf00      	nop
 800a87e:	e7fe      	b.n	800a87e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a882:	685a      	ldr	r2, [r3, #4]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	1ad2      	subs	r2, r2, r3
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a88c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a892:	69b8      	ldr	r0, [r7, #24]
 800a894:	f000 f908 	bl	800aaa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a898:	4b1d      	ldr	r3, [pc, #116]	; (800a910 <pvPortMalloc+0x188>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	1ad3      	subs	r3, r2, r3
 800a8a2:	4a1b      	ldr	r2, [pc, #108]	; (800a910 <pvPortMalloc+0x188>)
 800a8a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8a6:	4b1a      	ldr	r3, [pc, #104]	; (800a910 <pvPortMalloc+0x188>)
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	4b1b      	ldr	r3, [pc, #108]	; (800a918 <pvPortMalloc+0x190>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d203      	bcs.n	800a8ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8b2:	4b17      	ldr	r3, [pc, #92]	; (800a910 <pvPortMalloc+0x188>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a18      	ldr	r2, [pc, #96]	; (800a918 <pvPortMalloc+0x190>)
 800a8b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8bc:	685a      	ldr	r2, [r3, #4]
 800a8be:	4b13      	ldr	r3, [pc, #76]	; (800a90c <pvPortMalloc+0x184>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	431a      	orrs	r2, r3
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8ce:	4b13      	ldr	r3, [pc, #76]	; (800a91c <pvPortMalloc+0x194>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	4a11      	ldr	r2, [pc, #68]	; (800a91c <pvPortMalloc+0x194>)
 800a8d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8d8:	f7fe fbfc 	bl	80090d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	f003 0307 	and.w	r3, r3, #7
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00a      	beq.n	800a8fc <pvPortMalloc+0x174>
	__asm volatile
 800a8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ea:	f383 8811 	msr	BASEPRI, r3
 800a8ee:	f3bf 8f6f 	isb	sy
 800a8f2:	f3bf 8f4f 	dsb	sy
 800a8f6:	60fb      	str	r3, [r7, #12]
}
 800a8f8:	bf00      	nop
 800a8fa:	e7fe      	b.n	800a8fa <pvPortMalloc+0x172>
	return pvReturn;
 800a8fc:	69fb      	ldr	r3, [r7, #28]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3728      	adds	r7, #40	; 0x28
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
 800a906:	bf00      	nop
 800a908:	200027f0 	.word	0x200027f0
 800a90c:	20002804 	.word	0x20002804
 800a910:	200027f4 	.word	0x200027f4
 800a914:	200027e8 	.word	0x200027e8
 800a918:	200027f8 	.word	0x200027f8
 800a91c:	200027fc 	.word	0x200027fc

0800a920 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d04d      	beq.n	800a9ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a932:	2308      	movs	r3, #8
 800a934:	425b      	negs	r3, r3
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	4413      	add	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	685a      	ldr	r2, [r3, #4]
 800a944:	4b24      	ldr	r3, [pc, #144]	; (800a9d8 <vPortFree+0xb8>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4013      	ands	r3, r2
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10a      	bne.n	800a964 <vPortFree+0x44>
	__asm volatile
 800a94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a952:	f383 8811 	msr	BASEPRI, r3
 800a956:	f3bf 8f6f 	isb	sy
 800a95a:	f3bf 8f4f 	dsb	sy
 800a95e:	60fb      	str	r3, [r7, #12]
}
 800a960:	bf00      	nop
 800a962:	e7fe      	b.n	800a962 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00a      	beq.n	800a982 <vPortFree+0x62>
	__asm volatile
 800a96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a970:	f383 8811 	msr	BASEPRI, r3
 800a974:	f3bf 8f6f 	isb	sy
 800a978:	f3bf 8f4f 	dsb	sy
 800a97c:	60bb      	str	r3, [r7, #8]
}
 800a97e:	bf00      	nop
 800a980:	e7fe      	b.n	800a980 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	685a      	ldr	r2, [r3, #4]
 800a986:	4b14      	ldr	r3, [pc, #80]	; (800a9d8 <vPortFree+0xb8>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4013      	ands	r3, r2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d01e      	beq.n	800a9ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d11a      	bne.n	800a9ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	4b0e      	ldr	r3, [pc, #56]	; (800a9d8 <vPortFree+0xb8>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	43db      	mvns	r3, r3
 800a9a2:	401a      	ands	r2, r3
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9a8:	f7fe fb86 	bl	80090b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	685a      	ldr	r2, [r3, #4]
 800a9b0:	4b0a      	ldr	r3, [pc, #40]	; (800a9dc <vPortFree+0xbc>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	4a09      	ldr	r2, [pc, #36]	; (800a9dc <vPortFree+0xbc>)
 800a9b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9ba:	6938      	ldr	r0, [r7, #16]
 800a9bc:	f000 f874 	bl	800aaa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9c0:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <vPortFree+0xc0>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	4a06      	ldr	r2, [pc, #24]	; (800a9e0 <vPortFree+0xc0>)
 800a9c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9ca:	f7fe fb83 	bl	80090d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9ce:	bf00      	nop
 800a9d0:	3718      	adds	r7, #24
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	20002804 	.word	0x20002804
 800a9dc:	200027f4 	.word	0x200027f4
 800a9e0:	20002800 	.word	0x20002800

0800a9e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9ea:	f640 53ac 	movw	r3, #3500	; 0xdac
 800a9ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9f0:	4b27      	ldr	r3, [pc, #156]	; (800aa90 <prvHeapInit+0xac>)
 800a9f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f003 0307 	and.w	r3, r3, #7
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00c      	beq.n	800aa18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	3307      	adds	r3, #7
 800aa02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	1ad3      	subs	r3, r2, r3
 800aa12:	4a1f      	ldr	r2, [pc, #124]	; (800aa90 <prvHeapInit+0xac>)
 800aa14:	4413      	add	r3, r2
 800aa16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa1c:	4a1d      	ldr	r2, [pc, #116]	; (800aa94 <prvHeapInit+0xb0>)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa22:	4b1c      	ldr	r3, [pc, #112]	; (800aa94 <prvHeapInit+0xb0>)
 800aa24:	2200      	movs	r2, #0
 800aa26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	68ba      	ldr	r2, [r7, #8]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa30:	2208      	movs	r2, #8
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	1a9b      	subs	r3, r3, r2
 800aa36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f023 0307 	bic.w	r3, r3, #7
 800aa3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	4a15      	ldr	r2, [pc, #84]	; (800aa98 <prvHeapInit+0xb4>)
 800aa44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa46:	4b14      	ldr	r3, [pc, #80]	; (800aa98 <prvHeapInit+0xb4>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa4e:	4b12      	ldr	r3, [pc, #72]	; (800aa98 <prvHeapInit+0xb4>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2200      	movs	r2, #0
 800aa54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	68fa      	ldr	r2, [r7, #12]
 800aa5e:	1ad2      	subs	r2, r2, r3
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa64:	4b0c      	ldr	r3, [pc, #48]	; (800aa98 <prvHeapInit+0xb4>)
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <prvHeapInit+0xb8>)
 800aa72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	4a09      	ldr	r2, [pc, #36]	; (800aaa0 <prvHeapInit+0xbc>)
 800aa7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa7c:	4b09      	ldr	r3, [pc, #36]	; (800aaa4 <prvHeapInit+0xc0>)
 800aa7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800aa82:	601a      	str	r2, [r3, #0]
}
 800aa84:	bf00      	nop
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20001a3c 	.word	0x20001a3c
 800aa94:	200027e8 	.word	0x200027e8
 800aa98:	200027f0 	.word	0x200027f0
 800aa9c:	200027f8 	.word	0x200027f8
 800aaa0:	200027f4 	.word	0x200027f4
 800aaa4:	20002804 	.word	0x20002804

0800aaa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aab0:	4b28      	ldr	r3, [pc, #160]	; (800ab54 <prvInsertBlockIntoFreeList+0xac>)
 800aab2:	60fb      	str	r3, [r7, #12]
 800aab4:	e002      	b.n	800aabc <prvInsertBlockIntoFreeList+0x14>
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	60fb      	str	r3, [r7, #12]
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	687a      	ldr	r2, [r7, #4]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d8f7      	bhi.n	800aab6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	68ba      	ldr	r2, [r7, #8]
 800aad0:	4413      	add	r3, r2
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d108      	bne.n	800aaea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	441a      	add	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	68ba      	ldr	r2, [r7, #8]
 800aaf4:	441a      	add	r2, r3
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d118      	bne.n	800ab30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	4b15      	ldr	r3, [pc, #84]	; (800ab58 <prvInsertBlockIntoFreeList+0xb0>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d00d      	beq.n	800ab26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685a      	ldr	r2, [r3, #4]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	441a      	add	r2, r3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	e008      	b.n	800ab38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab26:	4b0c      	ldr	r3, [pc, #48]	; (800ab58 <prvInsertBlockIntoFreeList+0xb0>)
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	601a      	str	r2, [r3, #0]
 800ab2e:	e003      	b.n	800ab38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab38:	68fa      	ldr	r2, [r7, #12]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d002      	beq.n	800ab46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab46:	bf00      	nop
 800ab48:	3714      	adds	r7, #20
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	200027e8 	.word	0x200027e8
 800ab58:	200027f0 	.word	0x200027f0

0800ab5c <memset>:
 800ab5c:	4402      	add	r2, r0
 800ab5e:	4603      	mov	r3, r0
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d100      	bne.n	800ab66 <memset+0xa>
 800ab64:	4770      	bx	lr
 800ab66:	f803 1b01 	strb.w	r1, [r3], #1
 800ab6a:	e7f9      	b.n	800ab60 <memset+0x4>

0800ab6c <_reclaim_reent>:
 800ab6c:	4b29      	ldr	r3, [pc, #164]	; (800ac14 <_reclaim_reent+0xa8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4283      	cmp	r3, r0
 800ab72:	b570      	push	{r4, r5, r6, lr}
 800ab74:	4604      	mov	r4, r0
 800ab76:	d04b      	beq.n	800ac10 <_reclaim_reent+0xa4>
 800ab78:	69c3      	ldr	r3, [r0, #28]
 800ab7a:	b143      	cbz	r3, 800ab8e <_reclaim_reent+0x22>
 800ab7c:	68db      	ldr	r3, [r3, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d144      	bne.n	800ac0c <_reclaim_reent+0xa0>
 800ab82:	69e3      	ldr	r3, [r4, #28]
 800ab84:	6819      	ldr	r1, [r3, #0]
 800ab86:	b111      	cbz	r1, 800ab8e <_reclaim_reent+0x22>
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f000 f87f 	bl	800ac8c <_free_r>
 800ab8e:	6961      	ldr	r1, [r4, #20]
 800ab90:	b111      	cbz	r1, 800ab98 <_reclaim_reent+0x2c>
 800ab92:	4620      	mov	r0, r4
 800ab94:	f000 f87a 	bl	800ac8c <_free_r>
 800ab98:	69e1      	ldr	r1, [r4, #28]
 800ab9a:	b111      	cbz	r1, 800aba2 <_reclaim_reent+0x36>
 800ab9c:	4620      	mov	r0, r4
 800ab9e:	f000 f875 	bl	800ac8c <_free_r>
 800aba2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aba4:	b111      	cbz	r1, 800abac <_reclaim_reent+0x40>
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 f870 	bl	800ac8c <_free_r>
 800abac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abae:	b111      	cbz	r1, 800abb6 <_reclaim_reent+0x4a>
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 f86b 	bl	800ac8c <_free_r>
 800abb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800abb8:	b111      	cbz	r1, 800abc0 <_reclaim_reent+0x54>
 800abba:	4620      	mov	r0, r4
 800abbc:	f000 f866 	bl	800ac8c <_free_r>
 800abc0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800abc2:	b111      	cbz	r1, 800abca <_reclaim_reent+0x5e>
 800abc4:	4620      	mov	r0, r4
 800abc6:	f000 f861 	bl	800ac8c <_free_r>
 800abca:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800abcc:	b111      	cbz	r1, 800abd4 <_reclaim_reent+0x68>
 800abce:	4620      	mov	r0, r4
 800abd0:	f000 f85c 	bl	800ac8c <_free_r>
 800abd4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800abd6:	b111      	cbz	r1, 800abde <_reclaim_reent+0x72>
 800abd8:	4620      	mov	r0, r4
 800abda:	f000 f857 	bl	800ac8c <_free_r>
 800abde:	6a23      	ldr	r3, [r4, #32]
 800abe0:	b1b3      	cbz	r3, 800ac10 <_reclaim_reent+0xa4>
 800abe2:	4620      	mov	r0, r4
 800abe4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800abe8:	4718      	bx	r3
 800abea:	5949      	ldr	r1, [r1, r5]
 800abec:	b941      	cbnz	r1, 800ac00 <_reclaim_reent+0x94>
 800abee:	3504      	adds	r5, #4
 800abf0:	69e3      	ldr	r3, [r4, #28]
 800abf2:	2d80      	cmp	r5, #128	; 0x80
 800abf4:	68d9      	ldr	r1, [r3, #12]
 800abf6:	d1f8      	bne.n	800abea <_reclaim_reent+0x7e>
 800abf8:	4620      	mov	r0, r4
 800abfa:	f000 f847 	bl	800ac8c <_free_r>
 800abfe:	e7c0      	b.n	800ab82 <_reclaim_reent+0x16>
 800ac00:	680e      	ldr	r6, [r1, #0]
 800ac02:	4620      	mov	r0, r4
 800ac04:	f000 f842 	bl	800ac8c <_free_r>
 800ac08:	4631      	mov	r1, r6
 800ac0a:	e7ef      	b.n	800abec <_reclaim_reent+0x80>
 800ac0c:	2500      	movs	r5, #0
 800ac0e:	e7ef      	b.n	800abf0 <_reclaim_reent+0x84>
 800ac10:	bd70      	pop	{r4, r5, r6, pc}
 800ac12:	bf00      	nop
 800ac14:	2000005c 	.word	0x2000005c

0800ac18 <__errno>:
 800ac18:	4b01      	ldr	r3, [pc, #4]	; (800ac20 <__errno+0x8>)
 800ac1a:	6818      	ldr	r0, [r3, #0]
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop
 800ac20:	2000005c 	.word	0x2000005c

0800ac24 <__libc_init_array>:
 800ac24:	b570      	push	{r4, r5, r6, lr}
 800ac26:	4d0d      	ldr	r5, [pc, #52]	; (800ac5c <__libc_init_array+0x38>)
 800ac28:	4c0d      	ldr	r4, [pc, #52]	; (800ac60 <__libc_init_array+0x3c>)
 800ac2a:	1b64      	subs	r4, r4, r5
 800ac2c:	10a4      	asrs	r4, r4, #2
 800ac2e:	2600      	movs	r6, #0
 800ac30:	42a6      	cmp	r6, r4
 800ac32:	d109      	bne.n	800ac48 <__libc_init_array+0x24>
 800ac34:	4d0b      	ldr	r5, [pc, #44]	; (800ac64 <__libc_init_array+0x40>)
 800ac36:	4c0c      	ldr	r4, [pc, #48]	; (800ac68 <__libc_init_array+0x44>)
 800ac38:	f000 f8a2 	bl	800ad80 <_init>
 800ac3c:	1b64      	subs	r4, r4, r5
 800ac3e:	10a4      	asrs	r4, r4, #2
 800ac40:	2600      	movs	r6, #0
 800ac42:	42a6      	cmp	r6, r4
 800ac44:	d105      	bne.n	800ac52 <__libc_init_array+0x2e>
 800ac46:	bd70      	pop	{r4, r5, r6, pc}
 800ac48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac4c:	4798      	blx	r3
 800ac4e:	3601      	adds	r6, #1
 800ac50:	e7ee      	b.n	800ac30 <__libc_init_array+0xc>
 800ac52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac56:	4798      	blx	r3
 800ac58:	3601      	adds	r6, #1
 800ac5a:	e7f2      	b.n	800ac42 <__libc_init_array+0x1e>
 800ac5c:	0800aec8 	.word	0x0800aec8
 800ac60:	0800aec8 	.word	0x0800aec8
 800ac64:	0800aec8 	.word	0x0800aec8
 800ac68:	0800aecc 	.word	0x0800aecc

0800ac6c <__retarget_lock_acquire_recursive>:
 800ac6c:	4770      	bx	lr

0800ac6e <__retarget_lock_release_recursive>:
 800ac6e:	4770      	bx	lr

0800ac70 <memcpy>:
 800ac70:	440a      	add	r2, r1
 800ac72:	4291      	cmp	r1, r2
 800ac74:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac78:	d100      	bne.n	800ac7c <memcpy+0xc>
 800ac7a:	4770      	bx	lr
 800ac7c:	b510      	push	{r4, lr}
 800ac7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac86:	4291      	cmp	r1, r2
 800ac88:	d1f9      	bne.n	800ac7e <memcpy+0xe>
 800ac8a:	bd10      	pop	{r4, pc}

0800ac8c <_free_r>:
 800ac8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac8e:	2900      	cmp	r1, #0
 800ac90:	d044      	beq.n	800ad1c <_free_r+0x90>
 800ac92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac96:	9001      	str	r0, [sp, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f1a1 0404 	sub.w	r4, r1, #4
 800ac9e:	bfb8      	it	lt
 800aca0:	18e4      	addlt	r4, r4, r3
 800aca2:	f000 f83f 	bl	800ad24 <__malloc_lock>
 800aca6:	4a1e      	ldr	r2, [pc, #120]	; (800ad20 <_free_r+0x94>)
 800aca8:	9801      	ldr	r0, [sp, #4]
 800acaa:	6813      	ldr	r3, [r2, #0]
 800acac:	b933      	cbnz	r3, 800acbc <_free_r+0x30>
 800acae:	6063      	str	r3, [r4, #4]
 800acb0:	6014      	str	r4, [r2, #0]
 800acb2:	b003      	add	sp, #12
 800acb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acb8:	f000 b83a 	b.w	800ad30 <__malloc_unlock>
 800acbc:	42a3      	cmp	r3, r4
 800acbe:	d908      	bls.n	800acd2 <_free_r+0x46>
 800acc0:	6825      	ldr	r5, [r4, #0]
 800acc2:	1961      	adds	r1, r4, r5
 800acc4:	428b      	cmp	r3, r1
 800acc6:	bf01      	itttt	eq
 800acc8:	6819      	ldreq	r1, [r3, #0]
 800acca:	685b      	ldreq	r3, [r3, #4]
 800accc:	1949      	addeq	r1, r1, r5
 800acce:	6021      	streq	r1, [r4, #0]
 800acd0:	e7ed      	b.n	800acae <_free_r+0x22>
 800acd2:	461a      	mov	r2, r3
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	b10b      	cbz	r3, 800acdc <_free_r+0x50>
 800acd8:	42a3      	cmp	r3, r4
 800acda:	d9fa      	bls.n	800acd2 <_free_r+0x46>
 800acdc:	6811      	ldr	r1, [r2, #0]
 800acde:	1855      	adds	r5, r2, r1
 800ace0:	42a5      	cmp	r5, r4
 800ace2:	d10b      	bne.n	800acfc <_free_r+0x70>
 800ace4:	6824      	ldr	r4, [r4, #0]
 800ace6:	4421      	add	r1, r4
 800ace8:	1854      	adds	r4, r2, r1
 800acea:	42a3      	cmp	r3, r4
 800acec:	6011      	str	r1, [r2, #0]
 800acee:	d1e0      	bne.n	800acb2 <_free_r+0x26>
 800acf0:	681c      	ldr	r4, [r3, #0]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	6053      	str	r3, [r2, #4]
 800acf6:	440c      	add	r4, r1
 800acf8:	6014      	str	r4, [r2, #0]
 800acfa:	e7da      	b.n	800acb2 <_free_r+0x26>
 800acfc:	d902      	bls.n	800ad04 <_free_r+0x78>
 800acfe:	230c      	movs	r3, #12
 800ad00:	6003      	str	r3, [r0, #0]
 800ad02:	e7d6      	b.n	800acb2 <_free_r+0x26>
 800ad04:	6825      	ldr	r5, [r4, #0]
 800ad06:	1961      	adds	r1, r4, r5
 800ad08:	428b      	cmp	r3, r1
 800ad0a:	bf04      	itt	eq
 800ad0c:	6819      	ldreq	r1, [r3, #0]
 800ad0e:	685b      	ldreq	r3, [r3, #4]
 800ad10:	6063      	str	r3, [r4, #4]
 800ad12:	bf04      	itt	eq
 800ad14:	1949      	addeq	r1, r1, r5
 800ad16:	6021      	streq	r1, [r4, #0]
 800ad18:	6054      	str	r4, [r2, #4]
 800ad1a:	e7ca      	b.n	800acb2 <_free_r+0x26>
 800ad1c:	b003      	add	sp, #12
 800ad1e:	bd30      	pop	{r4, r5, pc}
 800ad20:	20002944 	.word	0x20002944

0800ad24 <__malloc_lock>:
 800ad24:	4801      	ldr	r0, [pc, #4]	; (800ad2c <__malloc_lock+0x8>)
 800ad26:	f7ff bfa1 	b.w	800ac6c <__retarget_lock_acquire_recursive>
 800ad2a:	bf00      	nop
 800ad2c:	20002940 	.word	0x20002940

0800ad30 <__malloc_unlock>:
 800ad30:	4801      	ldr	r0, [pc, #4]	; (800ad38 <__malloc_unlock+0x8>)
 800ad32:	f7ff bf9c 	b.w	800ac6e <__retarget_lock_release_recursive>
 800ad36:	bf00      	nop
 800ad38:	20002940 	.word	0x20002940

0800ad3c <sqrtf>:
 800ad3c:	b508      	push	{r3, lr}
 800ad3e:	ed2d 8b02 	vpush	{d8}
 800ad42:	eeb0 8a40 	vmov.f32	s16, s0
 800ad46:	f000 f817 	bl	800ad78 <__ieee754_sqrtf>
 800ad4a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ad4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad52:	d60c      	bvs.n	800ad6e <sqrtf+0x32>
 800ad54:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ad74 <sqrtf+0x38>
 800ad58:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ad5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad60:	d505      	bpl.n	800ad6e <sqrtf+0x32>
 800ad62:	f7ff ff59 	bl	800ac18 <__errno>
 800ad66:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ad6a:	2321      	movs	r3, #33	; 0x21
 800ad6c:	6003      	str	r3, [r0, #0]
 800ad6e:	ecbd 8b02 	vpop	{d8}
 800ad72:	bd08      	pop	{r3, pc}
 800ad74:	00000000 	.word	0x00000000

0800ad78 <__ieee754_sqrtf>:
 800ad78:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ad7c:	4770      	bx	lr
	...

0800ad80 <_init>:
 800ad80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad82:	bf00      	nop
 800ad84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad86:	bc08      	pop	{r3}
 800ad88:	469e      	mov	lr, r3
 800ad8a:	4770      	bx	lr

0800ad8c <_fini>:
 800ad8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad8e:	bf00      	nop
 800ad90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad92:	bc08      	pop	{r3}
 800ad94:	469e      	mov	lr, r3
 800ad96:	4770      	bx	lr
