----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: 0
IF.PC: 4
ID.nop: 0
ID.Instr: 11000001000000000000000000000000
EX.nop: 1
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00000
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 2
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 3
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: 0
IF.PC: 8
ID.nop: 0
ID.Instr: 11000000100000000000001000000000
EX.nop: 0
EX.instr: 11000001000000000000000000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 000000000000
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00001
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 1
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 2
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: 0
IF.PC: 12
ID.nop: 0
ID.Instr: 11001101100000010000010000000000
EX.nop: 0
EX.instr: 11000000100000000000001000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 000000000100
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 00010
EX.is_I_type: 1
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00001
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 1
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: 0
IF.PC: 16
ID.nop: 0
ID.Instr: 11000100001001000000110000000000
EX.nop: 0
EX.instr: 11001101100000010000010000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000000100
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000000
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000000
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00001
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: 0
IF.PC: 20
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.instr: 11000100001001000000110000000000
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: 0
IF.PC: 24
ID.nop: 1
ID.Instr: 
EX.nop: 0
EX.instr: 11111111111111111111111111111111
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: 0
IF.PC: 28
ID.nop: 0
ID.Instr: 
EX.nop: 0
EX.instr: 11111111111111111111111111111111
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: 0
IF.PC: 32
ID.nop: 1
ID.Instr: 
EX.nop: 0
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: 0
IF.PC: 36
ID.nop: 0
ID.Instr: 
EX.nop: 0
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: 0
IF.PC: 40
ID.nop: 1
ID.Instr: 
EX.nop: 0
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: 0
IF.PC: 44
ID.nop: 0
ID.Instr: 
EX.nop: 0
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: 0
IF.PC: 48
ID.nop: 1
ID.Instr: 
EX.nop: 0
EX.instr: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 000000001000
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 00011
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 000
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 00000000000000000000000000000100
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 00000000000000000000000000000100
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 0
