AArch64 MP+stp+addr+60
(* stp vs. 2ldr (addr dep), cross cache line *)
{
uint64_t x[16];
0:X4=x; 1:X4=x;
uint32_t 0:X20=0x00000001;
uint32_t 0:X21=0x00000002;
uint32_t 1:X1;
uint32_t 1:X2;
}

P0                    |     P1              ;
STP W20,W21,[X4,#60]  | LDR W1,[X4,#64]     ;
                      | EOR W3,W1,W1        ;
                      | ADD W3,W3,#60       ;
                      | LDR W2,[X4,W3,SXTW] ;
exists (1:X1=2 /\ 1:X2=0)
