module d_latch
(
input clk ,
input d,
output q,
output q_n
);
wire r = ~d & clk;
wire s = d & clk ;
sr_ latch sr_ latch (s, r, q, q_n) ;
endmodule