Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Oct 13 11:32:26 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.226ns  (logic 7.282ns (37.873%)  route 11.945ns (62.127%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  led_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    led_OBUF[12]_inst_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.474 r  led_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           5.053    15.527    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.699    19.226 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.226    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.995ns  (logic 7.248ns (38.155%)  route 11.747ns (61.845%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  led_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    led_OBUF[12]_inst_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.457 r  led_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           4.856    15.313    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.682    18.995 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.995    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.825ns  (logic 7.242ns (38.472%)  route 11.582ns (61.528%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.434 r  led_OBUF[12]_inst_i_1/O[3]
                         net (fo=1, routed)           4.691    15.125    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.700    18.825 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.825    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.983ns  (logic 7.372ns (40.992%)  route 10.611ns (59.008%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  led_OBUF[12]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    led_OBUF[12]_inst_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.569 r  led_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           3.720    14.289    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.694    17.983 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.983    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.723ns  (logic 7.134ns (40.254%)  route 10.589ns (59.746%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.343 r  led_OBUF[12]_inst_i_1/O[0]
                         net (fo=1, routed)           3.698    14.040    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.683    17.723 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.723    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.561ns  (logic 7.150ns (40.715%)  route 10.411ns (59.285%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.360 r  led_OBUF[12]_inst_i_1/O[2]
                         net (fo=1, routed)           3.520    13.879    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.682    17.561 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.561    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.453ns  (logic 7.268ns (41.640%)  route 10.186ns (58.360%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.451     8.919    led_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.328     9.247 r  led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.489     9.736    led_OBUF[8]_inst_i_2_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.121 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.121    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.455 r  led_OBUF[12]_inst_i_1/O[1]
                         net (fo=1, routed)           3.294    13.749    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.704    17.453 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.453    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.305ns  (logic 6.578ns (40.345%)  route 9.727ns (59.655%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     7.002 r  led_OBUF[8]_inst_i_10/O[3]
                         net (fo=4, routed)           0.794     7.796    led_OBUF[8]_inst_i_10_n_4
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.307     8.103 r  led_OBUF[8]_inst_i_12/O
                         net (fo=2, routed)           0.802     8.905    led_OBUF[8]_inst_i_12_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.029 r  led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.612     9.641    led_OBUF[8]_inst_i_3_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.079 r  led_OBUF[8]_inst_i_1/O[3]
                         net (fo=1, routed)           2.539    12.619    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.686    16.305 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.305    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.862ns  (logic 6.771ns (42.686%)  route 9.091ns (57.314%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=20, routed)          4.386     5.838    sw_IBUF[9]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.962 r  led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.593     6.555    led_OBUF[8]_inst_i_27_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.959 r  led_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.968    led_OBUF[8]_inst_i_10_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.187 r  led_OBUF[12]_inst_i_10/O[0]
                         net (fo=3, routed)           0.964     8.151    led_OBUF[12]_inst_i_10_n_7
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.317     8.468 r  led_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.606     9.073    led_OBUF[8]_inst_i_11_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.401 r  led_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.401    led_OBUF[8]_inst_i_7_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.649 r  led_OBUF[8]_inst_i_1/O[2]
                         net (fo=1, routed)           2.534    12.183    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.679    15.862 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.862    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.520ns  (logic 6.756ns (43.528%)  route 8.765ns (56.472%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=12, routed)          3.850     5.304    sw_IBUF[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     5.428 r  led_OBUF[8]_inst_i_32/O
                         net (fo=1, routed)           0.000     5.428    PP3[3]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.855 r  led_OBUF[8]_inst_i_10/O[1]
                         net (fo=2, routed)           0.579     6.435    led_OBUF[8]_inst_i_10_n_6
    SLICE_X3Y24          LUT5 (Prop_lut5_I2_O)        0.332     6.767 r  led_OBUF[8]_inst_i_16/O
                         net (fo=3, routed)           1.182     7.948    led_OBUF[8]_inst_i_16_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.326     8.274 r  led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.595     8.869    led_OBUF[8]_inst_i_5_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.276 r  led_OBUF[8]_inst_i_1/O[1]
                         net (fo=1, routed)           2.559    11.835    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.685    15.520 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.520    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.472ns (59.872%)  route 0.987ns (40.128%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          0.467     0.688    sw_IBUF[0]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.733 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.519     1.252    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.458 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.458    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.606ns (61.419%)  route 1.009ns (38.581%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.927 r  led_OBUF[4]_inst_i_1/O[1]
                         net (fo=1, routed)           0.424     1.351    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.615 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.615    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.616ns (59.696%)  route 1.091ns (40.304%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.671     0.903    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.948    led_OBUF[4]_inst_i_7_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.014 r  led_OBUF[4]_inst_i_1/O[2]
                         net (fo=1, routed)           0.420     1.434    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.707 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.707    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.614ns (59.456%)  route 1.101ns (40.544%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.672     0.904    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.949 r  led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.949    led_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.012 r  led_OBUF[4]_inst_i_1/O[3]
                         net (fo=1, routed)           0.429     1.441    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.275     2.715 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.715    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.637ns (55.535%)  route 1.311ns (44.465%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=25, routed)          0.675     0.905    sw_IBUF[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.045     0.950 r  led_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.950    led_OBUF[4]_inst_i_9_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.020 r  led_OBUF[4]_inst_i_1/O[0]
                         net (fo=1, routed)           0.635     1.655    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.948 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.948    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.063ns  (logic 1.763ns (57.576%)  route 1.299ns (42.424%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.017 r  led_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.026    led_OBUF[4]_inst_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.080 r  led_OBUF[8]_inst_i_1/O[0]
                         net (fo=1, routed)           0.705     1.785    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     3.063 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.063    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.076ns  (logic 1.762ns (57.279%)  route 1.314ns (42.721%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.017 r  led_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.026    led_OBUF[4]_inst_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.091 r  led_OBUF[8]_inst_i_1/O[2]
                         net (fo=1, routed)           0.720     1.811    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.265     3.076 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.076    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.792ns (57.635%)  route 1.317ns (42.365%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.017 r  led_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.026    led_OBUF[4]_inst_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.116 r  led_OBUF[8]_inst_i_1/O[3]
                         net (fo=1, routed)           0.723     1.839    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.270     3.109 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.109    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.792ns (57.510%)  route 1.324ns (42.490%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.017 r  led_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.026    led_OBUF[4]_inst_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.117 r  led_OBUF[8]_inst_i_1/O[1]
                         net (fo=1, routed)           0.730     1.847    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     3.116 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.116    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.599ns  (logic 1.850ns (51.403%)  route 1.749ns (48.597%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          0.585     0.817    sw_IBUF[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  led_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.862    led_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.017 r  led_OBUF[4]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.026    led_OBUF[4]_inst_i_1_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.065 r  led_OBUF[8]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.065    led_OBUF[8]_inst_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.156 r  led_OBUF[12]_inst_i_1/O[1]
                         net (fo=1, routed)           1.155     2.311    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.288     3.599 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.599    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





