Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 00:23:36 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   27          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.846     -183.354                     27                  187        0.175        0.000                      0                  187        2.000        0.000                       0                   112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clk_out2_combined_clock_gen  {0.000 3.051}        6.102           163.889         
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       75.654        0.000                      0                  123        0.175        0.000                      0                  123       40.178        0.000                       0                    66  
  clk_out2_combined_clock_gen       -0.309       -7.153                     26                   64        0.280        0.000                      0                   64        2.551        0.000                       0                    42  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_combined_clock_gen  clk_out2_combined_clock_gen       -6.846     -183.354                     27                   27        0.456        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_combined_clock_gen                               
(none)                       clk_out2_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               
(none)                                                    clk_out1_combined_clock_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       75.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.654ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 0.856ns (16.431%)  route 4.354ns (83.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.584 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          2.079     3.015    current_note
    SLICE_X37Y41         FDRE                                         r  current_note_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    79.584    mclk_OBUF
    SLICE_X37Y41         FDRE                                         r  current_note_reg_rep[5]/C
                         clock pessimism             -0.402    79.182    
                         clock uncertainty           -0.100    79.082    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.413    78.669    current_note_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         78.669    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 75.654    

Slack (MET) :             75.751ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.856ns (16.755%)  route 4.253ns (83.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 79.581 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.978     2.915    current_note
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    79.581    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
                         clock pessimism             -0.402    79.179    
                         clock uncertainty           -0.100    79.079    
    SLICE_X36Y37         FDRE (Setup_fdre_C_CE)      -0.413    78.666    current_note_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         78.666    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                 75.751    

Slack (MET) :             75.794ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.856ns (16.892%)  route 4.211ns (83.108%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 79.582 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.937     2.873    current_note
    SLICE_X37Y38         FDRE                                         r  current_note_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    79.582    mclk_OBUF
    SLICE_X37Y38         FDRE                                         r  current_note_reg_rep[7]/C
                         clock pessimism             -0.402    79.180    
                         clock uncertainty           -0.100    79.080    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.413    78.667    current_note_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         78.667    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 75.794    

Slack (MET) :             75.934ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.856ns (17.376%)  route 4.070ns (82.624%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 79.581 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.796     2.732    current_note
    SLICE_X37Y37         FDRE                                         r  current_note_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    79.581    mclk_OBUF
    SLICE_X37Y37         FDRE                                         r  current_note_reg_rep[8]/C
                         clock pessimism             -0.402    79.179    
                         clock uncertainty           -0.100    79.079    
    SLICE_X37Y37         FDRE (Setup_fdre_C_CE)      -0.413    78.666    current_note_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         78.666    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 75.934    

Slack (MET) :             76.102ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.856ns (17.994%)  route 3.901ns (82.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.626     2.563    current_note
    SLICE_X37Y36         FDRE                                         r  current_note_reg_rep[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    79.580    mclk_OBUF
    SLICE_X37Y36         FDRE                                         r  current_note_reg_rep[5]_replica/C
                         clock pessimism             -0.402    79.178    
                         clock uncertainty           -0.100    79.078    
    SLICE_X37Y36         FDRE (Setup_fdre_C_CE)      -0.413    78.665    current_note_reg_rep[5]_replica
  -------------------------------------------------------------------
                         required time                         78.665    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 76.102    

Slack (MET) :             76.244ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.856ns (18.546%)  route 3.760ns (81.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.485     2.421    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    79.580    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[3]/C
                         clock pessimism             -0.402    79.178    
                         clock uncertainty           -0.100    79.078    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.413    78.665    current_note_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         78.665    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 76.244    

Slack (MET) :             76.244ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[4]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.856ns (18.546%)  route 3.760ns (81.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.485     2.421    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[4]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    79.580    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[4]_replica/C
                         clock pessimism             -0.402    79.178    
                         clock uncertainty           -0.100    79.078    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.413    78.665    current_note_reg_rep[4]_replica
  -------------------------------------------------------------------
                         required time                         78.665    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 76.244    

Slack (MET) :             76.542ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.856ns (20.184%)  route 3.385ns (79.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 79.504 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.110     2.047    current_note
    SLICE_X35Y34         FDRE                                         r  current_note_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    79.504    mclk_OBUF
    SLICE_X35Y34         FDRE                                         r  current_note_reg_rep[4]/C
                         clock pessimism             -0.402    79.102    
                         clock uncertainty           -0.100    79.002    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.413    78.589    current_note_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         78.589    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 76.542    

Slack (MET) :             76.900ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.856ns (21.853%)  route 3.061ns (78.147%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 79.504 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.786     1.723    current_note
    SLICE_X33Y34         FDRE                                         r  current_note_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    79.504    mclk_OBUF
    SLICE_X33Y34         FDRE                                         r  current_note_reg[0]/C
                         clock pessimism             -0.368    79.136    
                         clock uncertainty           -0.100    79.036    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.413    78.623    current_note_reg[0]
  -------------------------------------------------------------------
                         required time                         78.623    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                 76.900    

Slack (MET) :             76.900ns  (required time - arrival time)
  Source:                 current_note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.856ns (21.853%)  route 3.061ns (78.147%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 79.504 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672    -2.194    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -1.738 f  current_note_reg[2]/Q
                         net (fo=7, routed)           1.179    -0.559    current_note_reg_n_0_[2]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.435 f  current_note[7]_i_6/O
                         net (fo=1, routed)           0.286    -0.149    current_note[7]_i_6_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.025 r  current_note[7]_i_3/O
                         net (fo=3, routed)           0.809     0.785    current_note[7]_i_3_n_0
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.152     0.937 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.786     1.723    current_note
    SLICE_X33Y34         FDRE                                         r  current_note_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    79.504    mclk_OBUF
    SLICE_X33Y34         FDRE                                         r  current_note_reg[6]/C
                         clock pessimism             -0.368    79.136    
                         clock uncertainty           -0.100    79.036    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.413    78.623    current_note_reg[6]
  -------------------------------------------------------------------
                         required time                         78.623    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                 76.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 current_note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.561    -0.447    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  current_note_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.185    current_note_reg_n_0_[1]
    SLICE_X32Y35         LUT4 (Prop_lut4_I1_O)        0.048    -0.137 r  current_note[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.137    current_note[3]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  current_note_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X32Y35         FDRE                                         r  current_note_reg[3]/C
                         clock pessimism             -0.221    -0.434    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.123    -0.311    current_note_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.594    -0.414    mic_codec/clk_out1
    SLICE_X42Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.104    -0.146    mic_codec/bclk_cnt_reg[1]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.048    -0.098 r  mic_codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    mic_codec/plusOp__0[2]
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.863    -0.179    mic_codec/clk_out1
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.401    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.107    -0.294    mic_codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.916%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.594    -0.414    mic_codec/clk_out1
    SLICE_X42Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.105    -0.145    mic_codec/bclk_cnt_reg[1]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.049    -0.096 r  mic_codec/bclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.096    mic_codec/plusOp__0[4]
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.863    -0.179    mic_codec/clk_out1
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.401    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.107    -0.294    mic_codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 current_note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.438%)  route 0.169ns (47.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.561    -0.447    mclk_OBUF
    SLICE_X33Y34         FDRE                                         r  current_note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  current_note_reg[0]/Q
                         net (fo=9, routed)           0.169    -0.138    current_note_reg_n_0_[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.093 r  current_note[5]_i_1/O
                         net (fo=4, routed)           0.000    -0.093    current_note[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.829    -0.213    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[5]_replica_1/C
                         clock pessimism             -0.200    -0.412    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.120    -0.292    current_note_reg_rep[5]_replica_1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.348%)  route 0.165ns (46.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.109    mic_codec/lr_cnt_reg[0]
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.048    -0.061 r  mic_codec/lr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    mic_codec/plusOp[2]
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.131    -0.268    mic_codec/lr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.594    -0.414    mic_codec/clk_out1
    SLICE_X42Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.105    -0.145    mic_codec/bclk_cnt_reg[1]
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.045    -0.100 r  mic_codec/bclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    mic_codec/plusOp__0[3]
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.863    -0.179    mic_codec/clk_out1
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.401    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.092    -0.309    mic_codec/bclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.949%)  route 0.165ns (47.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.109    mic_codec/lr_cnt_reg[0]
    SLICE_X42Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.064 r  mic_codec/lr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    mic_codec/plusOp[1]
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.120    -0.279    mic_codec/lr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.168    -0.106    mic_codec/lr_cnt_reg[3]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.042    -0.064 r  mic_codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    mic_codec/plusOp[4]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.107    -0.308    mic_codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            slow_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.560    -0.448    mclk_OBUF
    SLICE_X30Y33         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.284 f  slow_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.109    slow_clock_counter[0]
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.043    -0.066 r  slow_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    plusOp[0]
    SLICE_X30Y33         FDRE                                         r  slow_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.826    -0.216    mclk_OBUF
    SLICE_X30Y33         FDRE                                         r  slow_clock_counter_reg[0]/C
                         clock pessimism             -0.233    -0.448    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.133    -0.315    slow_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.156    -0.118    mic_codec/lr_cnt_reg[3]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  mic_codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    mic_codec/plusOp[5]
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.092    -0.323    mic_codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X33Y34    current_note_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X33Y35    current_note_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X33Y35    current_note_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X32Y35    current_note_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X32Y35    current_note_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X32Y35    current_note_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X33Y34    current_note_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X33Y34    current_note_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y34    current_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y34    current_note_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y34    current_note_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y34    current_note_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X33Y35    current_note_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X32Y35    current_note_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :           26  Failing Endpoints,  Worst Slack       -0.309ns,  Total Violation       -7.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[13]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[14]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[20]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[21]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[22]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.325ns (22.515%)  route 4.560ns (77.485%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419     3.774    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578     4.330    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[23]/C
                         clock pessimism             -0.362     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429     3.465    sound_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.325ns (22.763%)  route 4.496ns (77.237%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.329 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.354     3.710    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.577     4.329    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[0]/C
                         clock pessimism             -0.402     3.927    
                         clock uncertainty           -0.075     3.853    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.429     3.424    sound_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.424    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.325ns (22.763%)  route 4.496ns (77.237%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.329 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.655 f  sound_counter_reg[11]/Q
                         net (fo=9, routed)           2.452     0.796    sound_counter_reg[11]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     0.920 r  sound_counter[0]_i_223/O
                         net (fo=1, routed)           0.552     1.472    sound_counter[0]_i_223_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.979 r  sound_counter_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.979    sound_counter_reg[0]_i_98_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 f  sound_counter_reg[0]_i_30/CO[3]
                         net (fo=4, routed)           1.138     3.231    sound_counter_reg[0]_i_30_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124     3.355 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.354     3.710    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.577     4.329    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[1]/C
                         clock pessimism             -0.402     3.927    
                         clock uncertainty           -0.075     3.853    
    SLICE_X41Y40         FDRE (Setup_fdre_C_R)       -0.429     3.424    sound_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.424    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 -0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.142    pwm_counter_reg[6]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.031 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.031    pwm_counter_reg[4]_i_1_n_5
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.133    -0.140    pwm_counter_reg[10]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.029 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    pwm_counter_reg[8]_i_1_n_5
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105    -0.309    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.134    -0.141    pwm_counter_reg[2]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.030 r  pwm_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.030    pwm_counter_reg[0]_i_1_n_5
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.142    pwm_counter_reg[6]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.002 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.002    pwm_counter_reg[4]_i_1_n_4
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.133    -0.140    pwm_counter_reg[10]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.004 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    pwm_counter_reg[8]_i_1_n_4
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105    -0.309    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.134    -0.141    pwm_counter_reg[2]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.003 r  pwm_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.003    pwm_counter_reg[0]_i_1_n_4
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.092    pwm_counter_reg[1]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  pwm_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    pwm_counter_reg[0]_i_1_n_6
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  pwm_counter_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.092    pwm_counter_reg[5]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  pwm_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    pwm_counter_reg[4]_i_1_n_6
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y42         FDRE                                         r  pwm_counter_reg[5]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.274 f  pwm_counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.090    pwm_counter_reg[0]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.045 r  pwm_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.045    pwm_counter[0]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.025 r  pwm_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.025    pwm_counter_reg[0]_i_1_n_7
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y41         FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105    -0.310    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  pwm_counter_reg[9]/Q
                         net (fo=3, routed)           0.191    -0.082    pwm_counter_reg[9]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.028 r  pwm_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    pwm_counter_reg[8]_i_1_n_6
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y43         FDRE                                         r  pwm_counter_reg[9]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105    -0.309    pwm_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_combined_clock_gen
Waveform(ns):       { 0.000 3.051 }
Period(ns):         6.102
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.102       3.946      BUFGCTRL_X0Y17  clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.102       4.853      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X41Y39    audio_input_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X40Y40    audio_input_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X41Y39    audio_input_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y41    modulated_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X40Y41    pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X40Y43    pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X40Y43    pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X40Y41    pwm_counter_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.102       153.898    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y40    audio_input_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y40    audio_input_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y41    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y41    pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y40    audio_input_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y40    audio_input_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X41Y39    audio_input_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y41    pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X40Y41    pwm_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :           27  Failing Endpoints,  Worst Slack       -6.846ns,  Total Violation     -183.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[13]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[14]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[20]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[21]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[22]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.846ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.968ns  (logic 2.821ns (35.406%)  route 5.147ns (64.594%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.419   168.485    sound_counter
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X36Y43         FDRE                                         r  sound_counter_reg[23]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.485    
  -------------------------------------------------------------------
                         slack                                 -6.846    

Slack (VIOLATED) :        -6.842ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.963ns  (logic 2.821ns (35.426%)  route 5.142ns (64.574%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.414   168.481    sound_counter
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.481    
  -------------------------------------------------------------------
                         slack                                 -6.842    

Slack (VIOLATED) :        -6.842ns  (required time - arrival time)
  Source:                 current_note_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.963ns  (logic 2.821ns (35.426%)  route 5.142ns (64.574%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 162.974 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 160.518 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.672   160.518    mclk_OBUF
    SLICE_X34Y35         FDRE                                         r  current_note_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518   161.036 r  current_note_reg_rep[0]/Q
                         net (fo=106, routed)         1.287   162.323    current_note_reg_rep_n_0_[0]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124   162.447 r  sound_counter[0]_i_110/O
                         net (fo=1, routed)           0.154   162.601    sound_counter[0]_i_110_n_0
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.124   162.725 r  sound_counter[0]_i_32/O
                         net (fo=9, routed)           0.829   163.554    sound_counter[0]_i_32_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124   163.678 r  sound_counter[0]_i_25/O
                         net (fo=10, routed)          0.820   164.498    sound_counter2[2]
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   165.024 r  sound_counter_reg[0]_i_278/CO[3]
                         net (fo=1, routed)           0.000   165.024    sound_counter_reg[0]_i_278_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.138 r  sound_counter_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000   165.138    sound_counter_reg[0]_i_255_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   165.252 r  sound_counter_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000   165.252    sound_counter_reg[0]_i_254_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   165.474 r  sound_counter_reg[0]_i_219/O[0]
                         net (fo=2, routed)           0.810   166.284    sound_counter_reg[0]_i_219_n_7
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.299   166.583 r  sound_counter[0]_i_97/O
                         net (fo=1, routed)           0.000   166.583    sound_counter[0]_i_97_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   167.115 f  sound_counter_reg[0]_i_29/CO[3]
                         net (fo=4, routed)           0.827   167.943    sound_counter_reg[0]_i_29_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124   168.067 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.414   168.481    sound_counter
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.578   162.974    pwm_clock
    SLICE_X37Y43         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.686   162.288    
                         clock uncertainty           -0.220   162.068    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429   161.639    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        161.639    
                         arrival time                        -168.481    
  -------------------------------------------------------------------
                         slack                                 -6.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.231ns (21.206%)  route 0.858ns (78.794%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.671     0.393    current_note_reg_rep_n_0_[6]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  sound_counter[0]_i_4/O
                         net (fo=4, routed)           0.187     0.625    sound_counter[0]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.670 r  audio_input[9]_i_1/O
                         net (fo=1, routed)           0.000     0.670    audio_input[9]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  audio_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.861    -0.181    pwm_clock
    SLICE_X41Y39         FDRE                                         r  audio_input_reg[9]/C
                         clock pessimism              0.084    -0.097    
                         clock uncertainty            0.220     0.123    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     0.214    audio_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.168%)  route 0.860ns (78.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.671     0.393    current_note_reg_rep_n_0_[6]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  sound_counter[0]_i_4/O
                         net (fo=4, routed)           0.189     0.627    sound_counter[0]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.672 r  audio_input[10]_i_1/O
                         net (fo=1, routed)           0.000     0.672    audio_input[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  audio_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.861    -0.181    pwm_clock
    SLICE_X41Y39         FDRE                                         r  audio_input_reg[10]/C
                         clock pessimism              0.084    -0.097    
                         clock uncertainty            0.220     0.123    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092     0.215    audio_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 current_note_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.321ns (28.934%)  route 0.788ns (71.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X37Y37         FDRE                                         r  current_note_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[8]/Q
                         net (fo=49, routed)          0.348     0.070    current_note_reg_rep_n_0_[8]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.115 r  sound_counter[0]_i_43/O
                         net (fo=1, routed)           0.114     0.229    sound_counter[0]_i_43_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  sound_counter[0]_i_12_comp/O
                         net (fo=10, routed)          0.094     0.368    sound_counter2[8]
    SLICE_X40Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.413 r  sound_counter[0]_i_3/O
                         net (fo=4, routed)           0.232     0.645    sound_counter[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.690 r  audio_input[11]_i_1/O
                         net (fo=1, routed)           0.000     0.690    audio_input[11]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  audio_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X40Y40         FDRE                                         r  audio_input_reg[11]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.091     0.215    audio_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[0]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[1]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[2]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[3]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[4]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[5]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 current_note_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.516ns (41.025%)  route 0.742ns (58.975%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.419    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  current_note_reg_rep[6]/Q
                         net (fo=53, routed)          0.330     0.051    current_note_reg_rep_n_0_[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.096 r  sound_counter[0]_i_236/O
                         net (fo=1, routed)           0.000     0.096    sound_counter[0]_i_236_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.251 r  sound_counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     0.251    sound_counter_reg[0]_i_105_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.316 f  sound_counter_reg[0]_i_31/CO[2]
                         net (fo=4, routed)           0.282     0.598    sound_counter_reg[0]_i_31_n_1
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.110     0.708 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.130     0.838    sound_counter
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.862    -0.180    pwm_clock
    SLICE_X41Y40         FDRE                                         r  sound_counter_reg[6]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X41Y40         FDRE (Hold_fdre_C_R)        -0.018     0.106    sound_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.733    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.280ns (51.483%)  route 4.033ns (48.517%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.757    -2.109    mic_codec/clk_out1
    SLICE_X42Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.591 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.688    -0.903    mic_codec/bclk_cnt_reg[1]
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.124    -0.779 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    -0.346    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    -0.222 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.911     2.690    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.204 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.204    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 4.208ns (67.346%)  route 2.040ns (32.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.632 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           2.040     0.408    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.730     4.138 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.138    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.175ns (68.073%)  route 1.958ns (31.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.632 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.958     0.326    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.697     4.022 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.022    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.008ns (68.085%)  route 1.879ns (31.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.757    -2.109    mic_codec/clk_out1
    SLICE_X43Y46         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.879     0.226    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.778 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.778    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.394ns (76.221%)  route 0.435ns (23.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.594    -0.414    mic_codec/clk_out1
    SLICE_X43Y46         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.435     0.161    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.414 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.414    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.423ns (74.655%)  route 0.483ns (25.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.148    -0.267 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.483     0.216    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.275     1.490 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.490    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.456ns (74.119%)  route 0.508ns (25.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.148    -0.267 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.508     0.241    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.308     1.549 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.549    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.441ns (59.577%)  route 0.978ns (40.423%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.594    -0.414    mic_codec/clk_out1
    SLICE_X43Y44         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.286 r  mic_codec/bclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.186    mic_codec/bclk_cnt_reg[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.098    -0.088 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.877     0.789    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.004 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.004    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_combined_clock_gen
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.218ns (47.599%)  route 4.643ns (52.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.755    -2.111    pwm_clock
    SLICE_X40Y40         FDRE                                         r  audio_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.655 r  audio_input_reg[11]/Q
                         net (fo=4, routed)           1.298    -0.357    mic_codec/pbdat_OBUF_inst_i_1_1
    SLICE_X43Y44         LUT5 (Prop_lut5_I2_O)        0.124    -0.233 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     0.201    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     0.325 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.911     3.236    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.750 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.750    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 4.105ns (71.047%)  route 1.673ns (28.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y41         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  modulated_reg/Q
                         net (fo=1, routed)           1.673     0.081    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.587     3.668 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.452ns (81.569%)  route 0.328ns (18.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X42Y41         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  modulated_reg/Q
                         net (fo=1, routed)           0.328     0.077    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.288     1.364 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     1.364    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.446ns (51.882%)  route 1.341ns (48.118%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.592    -0.416    pwm_clock
    SLICE_X41Y39         FDRE                                         r  audio_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  audio_input_reg[10]/Q
                         net (fo=4, routed)           0.326     0.051    mic_codec/pbdat_OBUF_inst_i_1_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.096 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.137     0.233    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.278 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.877     1.155    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.370 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.370    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_combined_clock_gen

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.604ns (26.587%)  route 4.430ns (73.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          2.079     6.035    current_note
    SLICE_X37Y41         FDRE                                         r  current_note_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    -1.772    mclk_OBUF
    SLICE_X37Y41         FDRE                                         r  current_note_reg_rep[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.604ns (27.037%)  route 4.330ns (72.963%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.978     5.934    current_note
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    -1.775    mclk_OBUF
    SLICE_X36Y37         FDRE                                         r  current_note_reg_rep[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.892ns  (logic 1.604ns (27.229%)  route 4.288ns (72.771%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.937     5.892    current_note
    SLICE_X37Y38         FDRE                                         r  current_note_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    -1.774    mclk_OBUF
    SLICE_X37Y38         FDRE                                         r  current_note_reg_rep[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.604ns (27.896%)  route 4.147ns (72.104%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.796     5.751    current_note
    SLICE_X37Y37         FDRE                                         r  current_note_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.574    -1.775    mclk_OBUF
    SLICE_X37Y37         FDRE                                         r  current_note_reg_rep[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.604ns (28.742%)  route 3.978ns (71.258%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.626     5.582    current_note
    SLICE_X37Y36         FDRE                                         r  current_note_reg_rep[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X37Y36         FDRE                                         r  current_note_reg_rep[5]_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.604ns (29.490%)  route 3.836ns (70.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.485     5.440    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[4]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.604ns (29.490%)  route 3.836ns (70.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.485     5.440    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[4]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[4]_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.604ns (31.670%)  route 3.462ns (68.330%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          1.110     5.066    current_note
    SLICE_X35Y34         FDRE                                         r  current_note_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    -1.852    mclk_OBUF
    SLICE_X35Y34         FDRE                                         r  current_note_reg_rep[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.604ns (33.834%)  route 3.138ns (66.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.786     4.742    current_note
    SLICE_X33Y34         FDRE                                         r  current_note_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    -1.852    mclk_OBUF
    SLICE_X33Y34         FDRE                                         r  current_note_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.604ns (33.834%)  route 3.138ns (66.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.351     3.804    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.152     3.956 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.786     4.742    current_note
    SLICE_X33Y34         FDRE                                         r  current_note_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          1.497    -1.852    mclk_OBUF
    SLICE_X33Y34         FDRE                                         r  current_note_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.265ns (19.872%)  route 1.071ns (80.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.196 r  current_note[8]_i_1/O
                         net (fo=6, routed)           0.140     1.336    current_note[8]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  current_note_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.265ns (19.872%)  route 1.071ns (80.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.196 r  current_note[8]_i_1/O
                         net (fo=6, routed)           0.140     1.336    current_note[8]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.265ns (19.872%)  route 1.071ns (80.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.196 r  current_note[8]_i_1/O
                         net (fo=6, routed)           0.140     1.336    current_note[8]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  current_note_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.265ns (19.244%)  route 1.114ns (80.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.196 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.184     1.380    current_note
    SLICE_X32Y35         FDRE                                         r  current_note_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X32Y35         FDRE                                         r  current_note_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.265ns (19.244%)  route 1.114ns (80.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.196 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.184     1.380    current_note
    SLICE_X32Y35         FDRE                                         r  current_note_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X32Y35         FDRE                                         r  current_note_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.265ns (19.244%)  route 1.114ns (80.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.196 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.184     1.380    current_note
    SLICE_X32Y35         FDRE                                         r  current_note_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X32Y35         FDRE                                         r  current_note_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.265ns (19.020%)  route 1.130ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.196 r  current_note[8]_i_1/O
                         net (fo=6, routed)           0.200     1.396    current_note[8]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  current_note_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.829    -0.213    mclk_OBUF
    SLICE_X35Y35         FDRE                                         r  current_note_reg_rep[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.265ns (19.020%)  route 1.130ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.196 r  current_note[8]_i_1/O
                         net (fo=6, routed)           0.200     1.396    current_note[8]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  current_note_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.829    -0.213    mclk_OBUF
    SLICE_X35Y35         FDRE                                         r  current_note_reg_rep[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.265ns (18.438%)  route 1.174ns (81.562%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.196 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.244     1.440    current_note
    SLICE_X33Y35         FDRE                                         r  current_note_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.265ns (18.438%)  route 1.174ns (81.562%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.930     1.151    start_IBUF
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.196 r  current_note[7]_i_1/O
                         net (fo=21, routed)          0.244     1.440    current_note
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.214    mclk_OBUF
    SLICE_X33Y35         FDRE                                         r  current_note_reg[2]/C





