

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 626 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
242 instances converted, 35 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0003       clk_12MHz           port                   626        interface_reset
=======================================================================================
============================================================================= Gated/Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance        Explanation                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       arm_select_0_                   FD1S1AY                34         arm_x.read_size[0]     No generated or derived clock directive on output of sequential instance
@K:CKID0002       motor_pwm.arm_select_0_2[0]     ORCALUT4               1          arm_select_0_          No clocks found on inputs                                               
===================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

