I 000044 55 3168          1562080210835 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562080210836 2019.07.02 12:10:10)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code db8edf89888cdbccd1dfca81dedcd9dddadd8fdcd9)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3168          1562080640722 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562080640723 2019.07.02 12:17:20)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 1d1e191a484a1d0a17190c47181a1f1b1c1b491a1f)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562080640738 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562080640739 2019.07.02 12:17:20)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 2d2e2f297b792f3a2c7f3c77282a292b2f287b2a2f)
	(_ent
		(_time 1562080640736)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 66(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 67(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(line__79(_arch 2 0 79(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
I 000044 55 3168          1562080966491 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562080966492 2019.07.02 12:22:46)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code a3a7f4f4a1f4a3b4a9a7b2f9a6a4a1a5a2a5f7a4a1)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562080966516 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562080966517 2019.07.02 12:22:46)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code c2c69397c296c0d5c390d398c7c5c6c4c0c794c5c0)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 66(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 67(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(line__79(_arch 2 0 79(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3443          1562080966523 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562080966524 2019.07.02 12:22:46)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c2c69397c59495d5c3c1d79991c4c3c496c5c6c4c7)
	(_ent
		(_time 1562080966521)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(BUS80))
			((pronto)(q068))
			((Clock)(q060))
			((Enable)(q026))
			((enderecoIn)(BUS64))
			((r)(q042))
			((w)(q056))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(q060))
			((enable)(q026))
			((ender)(BUS64(d_7_0)))
			((r)(q042))
			((w)(q056))
			((dadoOut)(BUS80(d_15_0)))
			((pronto)(q068))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int q026 -4 0 71(_arch(_uni))))
		(_sig(_int q042 -4 0 72(_arch(_uni))))
		(_sig(_int q056 -4 0 73(_arch(_uni))))
		(_sig(_int q060 -4 0 74(_arch(_uni))))
		(_sig(_int q068 -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 76(_array -4((_dto i 7 i 0)))))
		(_sig(_int BUS64 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int BUS80 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081080773 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081080774 2019.07.02 12:24:40)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 0c5d5a0a5e5b0c1b06081d56090b0e0a0d0a580b0e)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081080788 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081080789 2019.07.02 12:24:40)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 1c4d4c1b4d481e0b1d4e0d46191b181a1e194a1b1e)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 66(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 67(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(line__79(_arch 2 0 79(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3446          1562081080795 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081080796 2019.07.02 12:24:40)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 2b7a7b2f7c7d7c3c2a283e70782d2a2d7f2c2f2d2e)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081146417 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081146418 2019.07.02 12:25:46)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 84d5d28a81d384938e8095de818386828582d08386)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000049 55 3446          1562081146434 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081146435 2019.07.02 12:25:46)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 94c5c49b95c2c383959781cfc7929592c093909291)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081260619 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081260620 2019.07.02 12:27:40)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 90c5c09f91c790879a9481ca959792969196c49792)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000049 55 3446          1562081260636 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081260637 2019.07.02 12:27:40)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9fcac990ccc9c8889e9c8ac4cc999e99cb989b999a)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081279307 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081279308 2019.07.02 12:27:59)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8f888981d8d88f98858b9ed58a888d898e89db888d)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081279321 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081279322 2019.07.02 12:27:59)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 9f989f90cbcb9d889ecc8ec59a989b999d9ac9989d)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 67(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 68(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 65(_prcs(_wait_for)(_trgt(2)))))
			(line__80(_arch 2 0 80(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3446          1562081279329 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081279330 2019.07.02 12:27:59)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code afa8aff8fcf9f8b8aeacbaf4fca9aea9fba8aba9aa)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081526658 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081526659 2019.07.02 12:32:06)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code cf9b9c9a9898cfd8c5cbde95cac8cdc9cec99bc8cd)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081526672 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081526673 2019.07.02 12:32:06)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code de8a8b8c898adcc9df8dcf84dbd9dad8dcdb88d9dc)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 67(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 68(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 65(_prcs(_wait_for)(_trgt(2)))))
			(line__80(_arch 2 0 80(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3711          1562081526680 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081526681 2019.07.02 12:32:06)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code de8a8b8c8e8889c9dfddcb858dd8dfd88ad9dad8db)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Enable -4 0 61(_ent (_out))))
				(_port(_int clk -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int clk -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Enable)(Enable))
			((clk)(clk))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((dadoOut)(dadoOut))
				((pronto)(pronto))
				((Enable)(Enable))
				((clk)(clk))
				((enderecoIn)(enderecoIn))
				((r)(r))
				((w)(w))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((clk)(clk))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_implicit)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((enable)(enable))
				((ender)(ender))
				((r)(r))
				((w)(w))
				((dadoOut)(dadoOut))
				((pronto)(pronto))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int clk -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081601518 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081601519 2019.07.02 12:33:21)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 3a686e3f6a6d3a2d303e2b603f3d383c3b3c6e3d38)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081601533 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081601534 2019.07.02 12:33:21)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 4a181848191e485d4b195b104f4d4e4c484f1c4d48)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 67(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 68(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 65(_prcs(_wait_for)(_trgt(2)))))
			(line__80(_arch 2 0 80(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3446          1562081601540 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081601541 2019.07.02 12:33:21)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 4a1818481e1c1d5d4b495f11194c4b4c1e4d4e4c4f)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(Pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(Pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int Pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081785258 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081785259 2019.07.02 12:36:25)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code f0a5a1a0f1a7f0e7faf4e1aaf5f7f2f6f1f6a4f7f2)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081785272 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081785273 2019.07.02 12:36:25)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 00555006025402170153115a050704060205560702)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 67(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 68(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 65(_prcs(_wait_for)(_trgt(2)))))
			(line__80(_arch 2 0 80(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
V 000049 55 3446          1562081785279 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562081785280 2019.07.02 12:36:25)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 10454017154647071113054b431611164417141615)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int Enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dado))
			((pronto)(pronto))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(endereco))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(Enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dado(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int Enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int endereco 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562081790873 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562081790874 2019.07.02 12:36:30)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code e9bae9bae1bee9fee3edf8b3eceeebefe8efbdeeeb)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1489          1562081790888 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562081790889 2019.07.02 12:36:30)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code f9aaffa9f2adfbeef8aae8a3fcfefdfffbfcaffefb)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_sig(_int Output4 -1 0 43(_arch(_uni))))
		(_cnst(_int PERIOD -2 0 67(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 68(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Estimulos(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 65(_prcs(_wait_for)(_trgt(2)))))
			(line__80(_arch 2 0 80(_assignment(_alias((Clock)(Output4)))(_simpleassign BUF)(_trgt(2))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 4 -1)
)
I 000044 55 3168          1562082020728 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082020729 2019.07.02 12:40:20)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code bdbfbbe9e8eabdaab7b9ace7b8babfbbbcbbe9babf)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082020743 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082020744 2019.07.02 12:40:20)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code cdcfcd989b99cfdacccfdc97c8cac9cbcfc89bcacf)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
I 000044 55 3168          1562082130042 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082130043 2019.07.02 12:42:10)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code beefeaeaeae9bea9b4baafe4bbb9bcb8bfb8eab9bc)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082130057 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082130058 2019.07.02 12:42:10)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code cd9c9f989b99cfdacccfdc97c8cac9cbcfc89bcacf)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082130064 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082130065 2019.07.02 12:42:10)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code dd8c8f8f8c8b8acadcdec8868edbdcdb89dad9dbd8)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562082154188 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082154189 2019.07.02 12:42:34)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 1a184d1d4a4d1a0d101e0b401f1d181c1b1c4e1d18)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082154203 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082154204 2019.07.02 12:42:34)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 2a287b2e797e283d2b283b702f2d2e2c282f7c2d28)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082154210 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082154211 2019.07.02 12:42:34)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 2a287b2e7e7c7d3d2b293f71792c2b2c7e2d2e2c2f)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3168          1562082198864 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082198865 2019.07.02 12:43:18)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 9a9dcb95cacd9a8d909e8bc09f9d989c9b9cce9d98)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082198879 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082198880 2019.07.02 12:43:18)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a9aefefea2fdabbea8abb8f3acaeadafabacffaeab)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082198887 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082198888 2019.07.02 12:43:18)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code a9aefefea5fffebea8aabcf2faafa8affdaeadafac)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000047 55 1337          1562082373942 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082373943 2019.07.02 12:46:13)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 80d58c8e82d48297818291da858784868285d68782)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082373954 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082373955 2019.07.02 12:46:13)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 90c59c9f95c6c787919385cbc3969196c497949695)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000044 55 3130          1562082381957 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082381958 2019.07.02 12:46:21)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code d083d582d187d0c7dad4c18ad5d7d2d6d1d684d7d2)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082381973 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082381974 2019.07.02 12:46:21)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code df8cdc8d8b8bddc8deddce85dad8dbd9ddda89d8dd)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082381981 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082381982 2019.07.02 12:46:21)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code efbcecbcbcb9b8f8eeecfab4bce9eee9bbe8ebe9ea)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000044 55 3130          1562082385983 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562082385984 2019.07.02 12:46:25)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8fdd8a81d8d88f98858b9ed58a888d898e89db888d)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562082385998 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562082385999 2019.07.02 12:46:25)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 9ecc9d91c9ca9c899f9c8fc49b999a989c9bc8999c)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562082386006 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562082386007 2019.07.02 12:46:26)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9ecc9d91cec8c9899f9d8bc5cd989f98ca999a989b)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
