<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="TPCC" id="TPCC">
  
  
  <register acronym="PID" description="         Peripheral ID Register    " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="         PID Scheme:  Used to distinguish between old ID scheme and  current. Spare bit to encode future schemes EDMA uses 'new  scheme' indicated with value of 0x1.    " end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="          RESERVE FIELD" end="28" id="RES1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="         Function indicates a software compatible module family.    " end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="         RTL Version     " end="11" id="RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="         Major Revision     " end="8" id="MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="         Custom revision field:  Not used on this version of EDMA.    " end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Minor Revision     " end="0" id="MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CCCFG" description="         CC Configuration Register    " id="CCCFG" offset="0x4" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="26" id="RES2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="         Memory Protection Existence MPEXIST = 0 : No memory  protection. MPEXIST = 1 : Memory Protection logic included.     " end="25" id="MPEXIST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Channel Mapping Existence CHMAPEXIST = 0 : No Channel  mapping. CHMAPEXIST = 1 : Channel mapping logic included.    " end="24" id="CHMAPEXIST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="22" id="RES3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="         Number of MP and Shadow regions     " end="20" id="NUMREGN" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="19" description="          RESERVE FIELD" end="19" id="RES4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Number of Queues/Number of TCs     " end="16" id="NUMTC" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="15" id="RES5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Number of PaRAM entries     " end="12" id="NUMPAENTRY" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="11" description="          RESERVE FIELD" end="11" id="RES6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Number of Interrupt Channels     " end="8" id="NUMINTCH" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Number of QDMA Channels     " end="4" id="NUMQDMACH" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Number of DMA Channels     " end="0" id="NUMDMACH" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="CLKGDIS" description="         Auto Clock Gate Disable    " id="CLKGDIS" offset="0xFC" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="1" id="RES9" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         Auto Clock Gate Disable     " end="0" id="CLKGDIS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="QCHMAPN" description="         QDMA Channel N Mapping Register   " id="QCHMAPN" offset="0x200" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES10" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         PaRAM Entry number for QDMA Channel N.     " end="5" id="PAENTRY" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="4" description="         TRWORD points to the specific trigger word of the PaRAM  Entry defined by PAENTRY. A write to the trigger word  results in a QDMA Event being recognized.    " end="2" id="TRWORD" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DMAQNUMN" description="         DMA Queue Number Register n Contains the Event queue number  to be used for the corresponding DMA Channel.  " id="DMAQNUMN" offset="0x240" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="31" id="RES11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         DMA Queue Number for event #7     " end="28" id="E7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description="          RESERVE FIELD" end="27" id="RES12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         DMA Queue Number for event #6     " end="24" id="E6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="23" id="RES13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         DMA Queue Number for event #5     " end="20" id="E5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="          RESERVE FIELD" end="19" id="RES14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         DMA Queue Number for event #4     " end="16" id="E4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="15" id="RES15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Queue Number for event #3     " end="12" id="E3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="          RESERVE FIELD" end="11" id="RES16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         DMA Queue Number for event #2     " end="8" id="E2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         DMA Queue Number for event #1     " end="4" id="E1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         DMA Queue Number for event #0     " end="0" id="E0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="QDMAQNUM" description="         QDMA Queue Number Register Contains the Event queue number  to be used for the corresponding QDMA Channel.   " id="QDMAQNUM" offset="0x260" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="31" id="RES19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         QDMA Queue Number for event #7     " end="28" id="E7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description="          RESERVE FIELD" end="27" id="RES20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         QDMA Queue Number for event #6     " end="24" id="E6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="23" id="RES21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         QDMA Queue Number for event #5     " end="20" id="E5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="          RESERVE FIELD" end="19" id="RES22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         QDMA Queue Number for event #4     " end="16" id="E4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="15" id="RES23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         QDMA Queue Number for event #3     " end="12" id="E3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="          RESERVE FIELD" end="11" id="RES24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         QDMA Queue Number for event #2     " end="8" id="E2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         QDMA Queue Number for event #1     " end="4" id="E1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         QDMA Queue Number for event #0     " end="0" id="E0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="QUETCMAP" description="         Queue to TC Mapping    " id="QUETCMAP" offset="0x280" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="7" id="RES27" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         TC Number for Queue N: Defines the TC number that Event  Queue N TRs are written to.    " end="4" id="TCNUMQ1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         TC Number for Queue N: Defines the TC number that Event  Queue N TRs are written to.    " end="0" id="TCNUMQ0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="QUEPRI" description="         Queue Priority    " id="QUEPRI" offset="0x284" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="7" id="RES29" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="         Priority Level for Queue 1 Dictates the priority level used  for the OPTIONS field programmation for Qn TRs. Sets the  priority used for TC read and write commands.    " end="4" id="PRIQ1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Priority Level for Queue 0 Dictates the priority level used  for the OPTIONS field programmation for Qn TRs. Sets the  priority used for TC read and write commands.    " end="0" id="PRIQ0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMR" description="         Event Missed Register:  The Event Missed register is set if  2 events are received without the first event being cleared  or if a Null TR is serviced. Chained events (CER) Set  Events (ESR) and normal events (ER) are treated  individually. If any bit in the EMR register is set (and all  errors (including QEMR/CCERR) were previously clear) then  an error will be signaled with TPCC error interrupt.   " id="EMR" offset="0x300" width="32">
    
  <bitfield begin="31" description="         Event Missed #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event Missed #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event Missed #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event Missed #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event Missed #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event Missed #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event Missed #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event Missed #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event Missed #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event Missed #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event Missed #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event Missed #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event Missed #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event Missed #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event Missed #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event Missed #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event Missed #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event Missed #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event Missed #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event Missed #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event Missed #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event Missed #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event Missed #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event Missed #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event Missed #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMRH" description="         Event Missed Register (High Part):  The Event Missed  register is set if 2 events are received without the first  event being cleared or if a Null TR is serviced. Chained  events (CER) Set Events (ESR) and normal events (ER) are  treated individually. If any bit in the EMR register is set  (and all errors (including QEMR/CCERR) were previously  clear) then an error will be signaled with TPCC error  interrupt.   " id="EMRH" offset="0x304" width="32">
    
  <bitfield begin="31" description="         Event Missed #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event Missed #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event Missed #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event Missed #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event Missed #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event Missed #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event Missed #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event Missed #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event Missed #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event Missed #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event Missed #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event Missed #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event Missed #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event Missed #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event Missed #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event Missed #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event Missed #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event Missed #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event Missed #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event Missed #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event Missed #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event Missed #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event Missed #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event Missed #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event Missed #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMCR" description="         Event Missed Clear Register:  CPU write of '1' to the  EMCR.En bit causes the EMR.En bit to be cleared. CPU write  of '0' has no effect.. All error bits must be cleared before  additional error interrupts will be asserted by CC.   " id="EMCR" offset="0x308" width="32">
    
  <bitfield begin="31" description="         Event Missed Clear #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event Missed Clear #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event Missed Clear #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event Missed Clear #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event Missed Clear #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event Missed Clear #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event Missed Clear #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event Missed Clear #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event Missed Clear #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event Missed Clear #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event Missed Clear #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event Missed Clear #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event Missed Clear #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event Missed Clear #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event Missed Clear #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event Missed Clear #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event Missed Clear #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event Missed Clear #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event Missed Clear #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event Missed Clear #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event Missed Clear #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event Missed Clear #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event Missed Clear #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event Missed Clear #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event Missed Clear #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed Clear #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed Clear #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed Clear #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed Clear #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed Clear #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed Clear #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed Clear #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMCRH" description="         Event Missed Clear Register (High Part):  CPU write of '1'  to the EMCR.En bit causes the EMR.En bit to be cleared. CPU  write of '0' has no effect.. All error bits must be cleared  before additional error interrupts will be asserted by CC.   " id="EMCRH" offset="0x30C" width="32">
    
  <bitfield begin="31" description="         Event Missed Clear #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event Missed Clear #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event Missed Clear #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event Missed Clear #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event Missed Clear #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event Missed Clear #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event Missed Clear #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event Missed Clear #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event Missed Clear #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event Missed Clear #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event Missed Clear #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event Missed Clear #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event Missed Clear #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event Missed Clear #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event Missed Clear #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event Missed Clear #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event Missed Clear #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event Missed Clear #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event Missed Clear #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event Missed Clear #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event Missed Clear #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event Missed Clear #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event Missed Clear #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event Missed Clear #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event Missed Clear #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed Clear #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed Clear #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed Clear #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed Clear #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed Clear #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed Clear  #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed Clear #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEMR" description="         QDMA Event Missed Register:  The QDMA Event Missed register  is set if 2 QDMA events are detected without the first event  being cleared or if a Null TR is serviced.. If any bit in  the QEMR register is set (and all errors (including  EMR/CCERR) were previously clear) then an error will be  signaled with TPCC error interrupt.   " id="QEMR" offset="0x310" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES31" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Missed #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEMCR" description="         QDMA Event Missed Clear Register:  CPU write of '1' to the  QEMCR.En bit causes the QEMR.En bit to be cleared. CPU write  of '0' has no effect.. All error bits must be cleared before  additional error interrupts will be asserted by CC.   " id="QEMCR" offset="0x314" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES32" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Missed Clear #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event Missed Clear #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event Missed Clear #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event Missed Clear #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event Missed Clear #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event Missed Clear #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event Missed Clear #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event Missed Clear #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCERR" description="         CC Error Register    " id="CCERR" offset="0x318" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="17" id="RES33" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description="         Transfer Completion Code Error:  TCCERR = 0 : Total number  of allowed TCCs outstanding has not been reached. TCCERR = 1  : Total number of allowed TCCs has been reached.  TCCERR can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors were previously clear) then an error will be  signaled with TPCC error interrupt.    " end="16" id="TCERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="8" id="RES34" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="         Queue Threshold Error for Q7:  QTHRXCD7 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD7 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD7 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="7" id="QTHRXCD7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Queue Threshold Error for Q6:  QTHRXCD6 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD6 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD6 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="6" id="QTHRXCD6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Queue Threshold Error for Q5:  QTHRXCD5 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD5 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD5 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="5" id="QTHRXCD5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Queue Threshold Error for Q4:  QTHRXCD4 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD4 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD4 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="4" id="QTHRXCD4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Queue Threshold Error for Q3:  QTHRXCD3 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD3 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD3 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="3" id="QTHRXCD3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Queue Threshold Error for Q2:  QTHRXCD2 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD2 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD2 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="2" id="QTHRXCD2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Queue Threshold Error for Q1:  QTHRXCD1 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD1 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD1 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="1" id="QTHRXCD1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Queue Threshold Error for Q0:  QTHRXCD0 = 0 :  Watermark/threshold has not been exceeded. QTHRXCD0 = 1 :  Watermark/threshold has been exceeded.  CCERR.QTHRXCD0 can  be cleared by writing a '1' to corresponding bit in CCERRCLR  register. If any bit in the CCERR register is set (and all  errors (including EMR/QEMR) were previously clear) then an  error will be signaled with the TPCC error interrupt.    " end="0" id="QTHRXCD0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCERRCLR" description="         CC Error Clear Register    " id="CCERRCLR" offset="0x31C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="17" id="RES35" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description="         Clear Error for CCERR.TCERR:  Write of '1' clears the value  of CCERR bit N. Writes of '0' have no affect.    " end="16" id="TCERR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="8" id="RES36" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="         Clear error for CCERR.QTHRXCD7:  Write of '1' clears the  values of QSTAT7.WM QSTAT7.THRXCD CCERR.QTHRXCD7 Writes of  '0' have no affect.    " end="7" id="QTHRXCD7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Clear error for CCERR.QTHRXCD6:  Write of '1' clears the  values of QSTAT6.WM QSTAT6.THRXCD CCERR.QTHRXCD6 Writes of  '0' have no affect.    " end="6" id="QTHRXCD6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Clear error for CCERR.QTHRXCD5:  Write of '1' clears the  values of QSTAT5.WM QSTAT5.THRXCD CCERR.QTHRXCD5 Writes of  '0' have no affect.    " end="5" id="QTHRXCD5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Clear error for CCERR.QTHRXCD4:  Write of '1' clears the  values of QSTAT4.WM QSTAT4.THRXCD CCERR.QTHRXCD4 Writes of  '0' have no affect.    " end="4" id="QTHRXCD4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Clear error for CCERR.QTHRXCD3:  Write of '1' clears the  values of QSTAT3.WM QSTAT3.THRXCD CCERR.QTHRXCD3 Writes of  '0' have no affect.    " end="3" id="QTHRXCD3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Clear error for CCERR.QTHRXCD2:  Write of '1' clears the  values of QSTAT2.WM QSTAT2.THRXCD CCERR.QTHRXCD2 Writes of  '0' have no affect.    " end="2" id="QTHRXCD2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Clear error for CCERR.QTHRXCD1:  Write of '1' clears the  values of QSTAT1.WM QSTAT1.THRXCD CCERR.QTHRXCD1 Writes of  '0' have no affect.    " end="1" id="QTHRXCD1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Clear error for CCERR.QTHRXCD0:  Write of '1' clears the  values of QSTAT0.WM QSTAT0.THRXCD CCERR.QTHRXCD0 Writes of  '0' have no affect.    " end="0" id="QTHRXCD0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EEVAL" description="         Error Eval Register    " id="EEVAL" offset="0x320" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="2" id="RES37" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="         Error Interrupt Set:  CPU write of '1' to the SET bit causes  the TPCC error interrupt to be pulsed regardless of state of  EMR/EMRH QEMR or CCERR. CPU write of '0' has no effect.    " end="1" id="SET" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Error Interrupt Evaluate:  CPU write of '1' to the EVAL bit  causes the TPCC error interrupt to be pulsed if any errors  have not been cleared in the EMR/EMRH QEMR or CCERR  registers. CPU write of '0' has no effect.    " end="0" id="EVAL" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="DRAEN" description="         Bundle description is not available   " id="DRAEN" offset="0x340" width="32"></register>
  
  
  <register acronym="DRAEM" description="         DMA Region Access enable for bit N in Region M:  En = 0 :  Accesses via Region M address space to Bit N in any DMA  Channel Register are not allowed. Reads will return 'b0 on  Bit N and writes will not modify the state of bit N. Enabled  interrupt bits for bit N do not contribute to the generation  of the TPCC region M interrupt. En = 1 : Accesses via Region  M address space to Bit N in any DMA Channel Register are  allowed. Reads will return the value from Bit N and writes  will modify the state of bit N. Enabled interrupt bits for  bit N do contribute to the generation of the TPCC region M  interrupt.   " id="DRAEM" offset="0x340" width="32">
    
  <bitfield begin="31" description="         DMA Region Access enable for Region M bit #31     " end="31" id="E31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         DMA Region Access enable for Region M bit #30     " end="30" id="E30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="         DMA Region Access enable for Region M bit #29     " end="29" id="E29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         DMA Region Access enable for Region M bit #28     " end="28" id="E28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         DMA Region Access enable for Region M bit #27     " end="27" id="E27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         DMA Region Access enable for Region M bit #26     " end="26" id="E26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="         DMA Region Access enable for Region M bit #25     " end="25" id="E25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="         DMA Region Access enable for Region M bit #24     " end="24" id="E24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         DMA Region Access enable for Region M bit #23     " end="23" id="E23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         DMA Region Access enable for Region M bit #22     " end="22" id="E22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="         DMA Region Access enable for Region M bit #21     " end="21" id="E21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="         DMA Region Access enable for Region M bit #20     " end="20" id="E20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         DMA Region Access enable for Region M bit #19     " end="19" id="E19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         DMA Region Access enable for Region M bit #18     " end="18" id="E18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         DMA Region Access enable for Region M bit #17     " end="17" id="E17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         DMA Region Access enable for Region M bit #16     " end="16" id="E16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Region Access enable for Region M bit #15     " end="15" id="E15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Region Access enable for Region M bit #14     " end="14" id="E14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         DMA Region Access enable for Region M bit #13     " end="13" id="E13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         DMA Region Access enable for Region M bit #12     " end="12" id="E12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         DMA Region Access enable for Region M bit #11     " end="11" id="E11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         DMA Region Access enable for Region M bit #10     " end="10" id="E10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         DMA Region Access enable for Region M bit #9     " end="9" id="E9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         DMA Region Access enable for Region M bit #8     " end="8" id="E8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         DMA Region Access enable for Region M bit #7     " end="7" id="E7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         DMA Region Access enable for Region M bit #6     " end="6" id="E6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         DMA Region Access enable for Region M bit #5     " end="5" id="E5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         DMA Region Access enable for Region M bit #4     " end="4" id="E4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         DMA Region Access enable for Region M bit #3     " end="3" id="E3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         DMA Region Access enable for Region M bit #2     " end="2" id="E2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         DMA Region Access enable for Region M bit #1     " end="1" id="E1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         DMA Region Access enable for Region M bit #0     " end="0" id="E0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DRAEHM" description="         DMA Region Access enable for bit N in Region M:  En = 0 :  Accesses via Region M address space to Bit N in any DMA  Channel Register are not allowed. Reads will return 'b0 on  Bit N and writes will not modify the state of bit N. Enabled  interrupt bits for bit N do not contribute to the generation  of the TPCC region M interrupt. En = 1 : Accesses via Region  M address space to Bit N in any DMA Channel Register are  allowed. Reads will return the value from Bit N and writes  will modify the state of bit N. Enabled interrupt bits for  bit N do contribute to the generation of the TPCC region M  interrupt.  En = 0 : Accesses via Region M address space to  Bit N in any DMA Channel Register are not allowed. Reads  will return 'b0 on Bit N and writes will not modify the  state of bit N. Enabled interrupt bits for bit N do not  contribute to the generation of the TPCC region M interrupt.  En = 1 : Accesses via Region M address space to Bit N in any  DMA Channel Register are allowed. Reads will return the  value from Bit N and writes will modify the state of bit N.  Enabled interrupt bits for bit N do contribute to the  generation of the TPCC region M interrupt.   " id="DRAEHM" offset="0x344" width="32">
    
  <bitfield begin="31" description="         DMA Region Access enable for Region M bit #63     " end="31" id="E63" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="         DMA Region Access enable for Region M bit #62     " end="30" id="E62" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="         DMA Region Access enable for Region M bit #61     " end="29" id="E61" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="         DMA Region Access enable for Region M bit #60     " end="28" id="E60" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="         DMA Region Access enable for Region M bit #59     " end="27" id="E59" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="         DMA Region Access enable for Region M bit #58     " end="26" id="E58" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="         DMA Region Access enable for Region M bit #57     " end="25" id="E57" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="         DMA Region Access enable for Region M bit #56     " end="24" id="E56" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="         DMA Region Access enable for Region M bit #55     " end="23" id="E55" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="         DMA Region Access enable for Region M bit #54     " end="22" id="E54" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="         DMA Region Access enable for Region M bit #53     " end="21" id="E53" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="         DMA Region Access enable for Region M bit #52     " end="20" id="E52" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="         DMA Region Access enable for Region M bit #51     " end="19" id="E51" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="         DMA Region Access enable for Region M bit #50     " end="18" id="E50" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="         DMA Region Access enable for Region M bit #49     " end="17" id="E49" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="         DMA Region Access enable for Region M bit #48     " end="16" id="E48" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="         DMA Region Access enable for Region M bit #47     " end="15" id="E47" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         DMA Region Access enable for Region M bit #46     " end="14" id="E46" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="         DMA Region Access enable for Region M bit #45     " end="13" id="E45" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         DMA Region Access enable for Region M bit #44     " end="12" id="E44" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         DMA Region Access enable for Region M bit #43     " end="11" id="E43" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         DMA Region Access enable for Region M bit #42     " end="10" id="E42" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         DMA Region Access enable for Region M bit #41     " end="9" id="E41" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         DMA Region Access enable for Region M bit #40     " end="8" id="E40" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         DMA Region Access enable for Region M bit #39     " end="7" id="E39" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         DMA Region Access enable for Region M bit #38     " end="6" id="E38" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         DMA Region Access enable for Region M bit #37     " end="5" id="E37" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         DMA Region Access enable for Region M bit #36     " end="4" id="E36" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         DMA Region Access enable for Region M bit #35     " end="3" id="E35" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         DMA Region Access enable for Region M bit #34     " end="2" id="E34" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         DMA Region Access enable for Region M bit #33     " end="1" id="E33" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         DMA Region Access enable for Region M bit #32     " end="0" id="E32" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="QRAEN" description="         QDMA Region Access enable for bit N in Region M:  En = 0 :  Accesses via Region M address space to Bit N in any QDMA  Channel Register are not allowed. Reads will return 'b0 on  Bit N and writes will not modify the state of bit N. Enabled  interrupt bits for bit N do not contribute to the generation  of the TPCC region M interrupt. En = 1 : Accesses via Region  M address space to Bit N in any QDMA Channel Register are  allowed. Reads will return the value from Bit N and writes  will modify the state of bit N. Enabled interrupt bits for  bit N do contribute to the generation of the TPCC region n  interrupt.  " id="QRAEN" offset="0x380" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES38" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         QDMA Region Access enable for Region M bit #7     " end="7" id="E7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         QDMA Region Access enable for Region M bit #6     " end="6" id="E6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         QDMA Region Access enable for Region M bit #5     " end="5" id="E5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         QDMA Region Access enable for Region M bit #4     " end="4" id="E4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         QDMA Region Access enable for Region M bit #3     " end="3" id="E3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         QDMA Region Access enable for Region M bit #2     " end="2" id="E2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         QDMA Region Access enable for Region M bit #1     " end="1" id="E1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         QDMA Region Access enable for Region M bit #0     " end="0" id="E0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="QNEM" description="         Bundle description is not available   " id="QNEM" offset="0x400" width="32"></register>
  
  
  <register acronym="QNE0" description="         Event Queue Entry Diagram for Queue n - Entry 0    " id="QNE0" offset="0x400" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES39" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE1" description="         Event Queue Entry Diagram for Queue n - Entry 1    " id="QNE1" offset="0x404" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES40" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE2" description="         Event Queue Entry Diagram for Queue n - Entry 2    " id="QNE2" offset="0x408" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES41" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE3" description="         Event Queue Entry Diagram for Queue n - Entry 3    " id="QNE3" offset="0x40C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES42" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE4" description="         Event Queue Entry Diagram for Queue n - Entry 4    " id="QNE4" offset="0x410" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES43" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE5" description="         Event Queue Entry Diagram for Queue n - Entry 5    " id="QNE5" offset="0x414" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES44" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE6" description="         Event Queue Entry Diagram for Queue n - Entry 6    " id="QNE6" offset="0x418" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES45" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE7" description="         Event Queue Entry Diagram for Queue n - Entry 7    " id="QNE7" offset="0x41C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES46" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE8" description="         Event Queue Entry Diagram for Queue n - Entry 8    " id="QNE8" offset="0x420" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES47" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE9" description="         Event Queue Entry Diagram for Queue n - Entry 9    " id="QNE9" offset="0x424" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES48" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE10" description="         Event Queue Entry Diagram for Queue n - Entry 0    " id="QNE10" offset="0x428" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES49" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE11" description="         Event Queue Entry Diagram for Queue n - Entry 11    " id="QNE11" offset="0x42C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES50" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE12" description="         Event Queue Entry Diagram for Queue n - Entry 12    " id="QNE12" offset="0x430" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES51" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE13" description="         Event Queue Entry Diagram for Queue n - Entry 13    " id="QNE13" offset="0x434" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES52" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE14" description="         Event Queue Entry Diagram for Queue n - Entry 14    " id="QNE14" offset="0x438" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES53" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QNE15" description="         Event Queue Entry Diagram for Queue n - Entry 15    " id="QNE15" offset="0x43C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES54" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event Type: Specifies the specific Event Type for the given  entry in the Event Queue.    " end="6" id="ETYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Event Number: Specifies the specific Event Number for the  given entry in the Event Queue. For DMA Channel events  (ER/ESR/CER) ENUM will range between 0 and NUM_DMACH (up to  63). For QDMA Channel events (QER) ENUM will range between  0 and NUM_QDMACH (up to 7).    " end="0" id="ENUM" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="QSTATN" description="         QSTATn Register Set   " id="QSTATN" offset="0x600" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="25" id="RES55" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description="         Threshold Exceeded:  THRXCD = 0 : Threshold specified by  QWMTHR(A  B).Qn has not been exceeded. THRXCD = 1 : Threshold  specified by QWMTHR(A  B).Qn has been exceeded.  QSTATn.THRXCD is cleared via  CCERR.WMCLRn bit.    " end="24" id="THRXCD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="          RESERVE FIELD" end="21" id="RES56" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description="         Watermark for Maximum Queue Usage:  Watermark tracks the  most entries that have been in QueueN since reset or since  the last time that the watermark (WM) was cleared. QSTATn.WM  is cleared via CCERR.WMCLRn bit.  Legal values = 0x0 (empty)  to 0x10 (full)    " end="16" id="WM" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="13" id="RES57" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="         Number of Valid Entries in QueueN:  Represents the total  number of entries residing in the Queue Manager FIFO at a  given instant. Always enabled. Legal values = 0x0 (empty) to  0x10 (full)    " end="8" id="NUMVAL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="4" id="RES58" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="         Start Pointer:  Represents the offset to the head entry of  QueueN in units of entries. Always enabled. Legal values  = 0x0 (0th entry) to 0xF (15th entry)    " end="0" id="STRTPTR" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="QWMTHRA" description="         Queue Threshold A for Q[3:0]:  CCERR.QTHRXCDn and  QSTATn.THRXCD error bit is set when the number of Events in  QueueN at an instant in time (visible via QSTATn.NUMVAL)  equals or exceeds the value specified by QWMTHRA.Qn. Legal  values = 0x0 (ever used?) to 0x10 (ever full?) A value of  0x11 disables threshold errors.   " id="QWMTHRA" offset="0x620" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="13" id="RES59" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description="         Queue Threshold for Q1 value     " end="8" id="Q1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="5" id="RES60" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="         Queue Threshold for Q0 value     " end="0" id="Q0" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CCSTAT" description="         CC Status Register    " id="CCSTAT" offset="0x640" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="24" id="RES61" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="         Queue 7 Active QUEACTV7 = 0 : No Evts are queued in Q7.  QUEACTV7 = 1 : At least one TR is queued in Q7.    " end="23" id="QUEACTV7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Queue 6 Active QUEACTV6 = 0 : No Evts are queued in Q6.  QUEACTV6 = 1 : At least one TR is queued in Q6.    " end="22" id="QUEACTV6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Queue 5 Active QUEACTV5 = 0 : No Evts are queued in Q5.  QUEACTV5 = 1 : At least one TR is queued in Q5.    " end="21" id="QUEACTV5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Queue 4 Active QUEACTV4 = 0 : No Evts are queued in Q4.  QUEACTV4 = 1 : At least one TR is queued in Q4.    " end="20" id="QUEACTV4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Queue 3 Active QUEACTV3 = 0 : No Evts are queued in Q3.  QUEACTV3 = 1 : At least one TR is queued in Q3.    " end="19" id="QUEACTV3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Queue 2 Active QUEACTV2 = 0 : No Evts are queued in Q2.  QUEACTV2 = 1 : At least one TR is queued in Q2.    " end="18" id="QUEACTV2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Queue 1 Active QUEACTV1 = 0 : No Evts are queued in Q1.  QUEACTV1 = 1 : At least one TR is queued in Q1.    " end="17" id="QUEACTV1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Queue 0 Active QUEACTV0 = 0 : No Evts are queued in Q0.  QUEACTV0 = 1 : At least one TR is queued in Q0.    " end="16" id="QUEACTV0" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="          RESERVE FIELD" end="14" id="RES62" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="         Completion Request Active:  Counter that tracks the total  number of completion requests submitted to the TC. The  counter increments when a TR is submitted with TCINTEN or  TCCHEN set to '1'. The counter decrements for every valid  completion code received from any of the external TCs. The  CC will not service new TRs if COMPACTV count is already at  the limit.   COMPACTV = 0 : No completion requests  outstanding. COMPACTV = 1: Total of '1' completion request  outstanding. ... COMPACTV = 63 : Total of 63 completion  requests are outstanding. No additional TRs will be  submitted until count is less than 63.    " end="8" id="COMPACTV" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="5" id="RES63" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="         Channel Controller Active:  Channel Controller Active is a  logical-OR of each of the ACTV signals. The ACTV bit must  remain high through the life of a TR.  ACTV = 0 : Channel is  idle. ACTV = 1 : Channel is busy.    " end="4" id="ACTV" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="          RESERVE FIELD" end="3" id="RES64" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Transfer Request Active: TRACTV = 0 : Transfer Request  processing/submission logic is inactive. TRACTV = 1 :  Transfer Request processing/submission logic is active.    " end="2" id="TRACTV" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         QDMA Event Active: QEVTACTV = 0 : No enabled QDMA Events are  active within the CC. QEVTACTV = 1 : At least one enabled  DMA Event (ER &amp; EER ESR CER) is active within the CC.    " end="1" id="QEVTACTV" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         DMA Event Active: EVTACTV = 0 : No enabled DMA Events are  active within the CC. EVTACTV = 1 : At least one enabled DMA  Event (ER &amp; EER ESR CER) is active within the CC.    " end="0" id="EVTACTV" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="AETCTL" description="         Advanced Event Trigger Control    " id="AETCTL" offset="0x700" width="32">
    
  <bitfield begin="31" description="         AET Enable: EN = 0 : AET event generation is disabled. EN =  1 : AET event generation is enabled.    " end="31" id="EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="          RESERVE FIELD" end="14" id="RES65" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="13" description="         AET End Interrupt: Dictates the completion interrupt number  that will force the tpcc_aet signal to be deasserted (low)    " end="8" id="ENDINT" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="          RESERVE FIELD" end="7" id="RES66" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         AET Event Type: TYPE = 0 : Event specified by STARTEVT  applies to DMA Events (set by ER ESR or CER) TYPE = 1 :  Event specified by STARTEVT applies to QDMA Events    " end="6" id="TYPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         AET Start Event: Dictates the Event Number that will force  the tpcc_aet signal to be asserted (high)    " end="0" id="STRTEVT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="AETSTAT" description="         Advanced Event Trigger Stat    " id="AETSTAT" offset="0x704" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="1" id="RES67" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         AET Status: AETSTAT = 0 : tpcc_aet is currently low. AETSTAT  = 1 : tpcc_aet is currently high.    " end="0" id="STAT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="AETCMD" description="         AET Command    " id="AETCMD" offset="0x708" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="1" id="RES68" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         AET Clear command: CPU write of '1' to the CLR bit causes  the tpcc_aet output signal and AETSTAT.STAT register to be  cleared. CPU write of '0' has no effect..    " end="0" id="CLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ER" description="         Event Register:  If ER.En bit is set and the EER.En bit is  also set then the corresponding DMA channel is prioritized  vs. other pending DMA events for submission to the TC. ER.En  bit is set when the input event #n transitions from inactive  (low) to active (high) regardless of the state of EER.En  bit. ER.En bit is cleared when the corresponding event is  prioritized and serviced. If the ER.En bit is already set  and a new inactive to active transition is detected on the  input event #n input AND the corresponding bit in the EER  register is set then the corresponding bit in the Event  Missed Register is set. Event N can be cleared via sw by  writing a '1' to the ECR pseudo-register.   " id="ER" offset="0x1000" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ERH" description="         Event Register (High Part):  If ERH.En bit is set and the  EERH.En bit is also set then the corresponding DMA channel  is prioritized vs. other pending DMA events for submission  to the TC. ERH.En bit is set when the input event #n  transitions from inactive (low) to active (high) regardless  of the state of EERH.En bit. ER.En bit is cleared when the  corresponding event is prioritized and serviced. If the  ERH.En bit is already set and a new inactive to active  transition is detected on the input event #n input AND the  corresponding bit in the EERH register is set then the  corresponding bit in the Event Missed Register is set. Event  N can be cleared via sw by writing a '1' to the ECRH  pseudo-register.   " id="ERH" offset="0x1004" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECR" description="         Event Clear Register:  CPU write of '1' to the ECR.En bit  causes the ER.En bit to be cleared. CPU write of '0' has no  effect.   " id="ECR" offset="0x1008" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECRH" description="         Event Clear Register (High Part):  CPU write of '1' to the  ECRH.En bit causes the ERH.En bit to be cleared. CPU write  of '0' has no effect.   " id="ECRH" offset="0x100C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESR" description="         Event Set Register:  CPU write of '1' to the ESR.En bit  causes the ER.En bit to be set. CPU write of '0' has no  effect.   " id="ESR" offset="0x1010" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESRH" description="         Event Set Register (High Part)  CPU write of '1' to the  ESRH.En bit causes the ERH.En bit to be set. CPU write of  '0' has no effect.   " id="ESRH" offset="0x1014" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="CER" description="         Chained Event Register:  If CER.En bit is set (regardless of  state of EER.En) then the corresponding DMA channel is  prioritized vs. other pending DMA events for submission to  the TC. CER.En bit is set when a chaining completion code is  returned from one of the 3PTCs via the completion interface  or is generated internally via Early Completion path. CER.En  bit is cleared when the corresponding event is prioritized  and serviced. If the CER.En bit is already set and the  corresponding chaining completion code is returned from the  TC then the corresponding bit in the Event Missed Register  is set. CER.En cannot be set or cleared via software.   " id="CER" offset="0x1018" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CERH" description="         Chained Event Register (High Part):  If CERH.En bit is set  (regardless of state of EERH.En) then the corresponding DMA  channel is prioritized vs. other pending DMA events for  submission to the TC. CERH.En bit is set when a chaining  completion code is returned from one of the 3PTCs via the  completion interface or is generated internally via Early  Completion path. CERH.En bit is cleared when the  corresponding event is prioritized and serviced. If the  CERH.En bit is already set and the corresponding chaining  completion code is returned from the TC then the  corresponding bit in the Event Missed Register is set.  CERH.En cannot be set or cleared via software.   " id="CERH" offset="0x101C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EER" description="         Event Enable Register:  Enables DMA transfers for ER.En  pending events. ER.En is set based on externally asserted  events (via tpcc_eventN_pi). This register has no effect on  Chained Event Register (CER) or Event Set Register (ESR).  Note that if a bit is set in ER.En while EER.En is disabled  no action is taken. If EER.En is enabled at a later point  (and ER.En has not been cleared via SW) then the event will  be recognized as a valid 'TR Sync' EER.En is not directly  writeable. Events can be enabled via writes to EESR and can  be disabled via writes to EECR register.   EER.En = 0: ER.En  is not enabled to trigger DMA transfers.  EER.En = 1: ER.En  is enabled to trigger DMA transfers.   " id="EER" offset="0x1020" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EERH" description="         Event Enable Register (High Part):  Enables DMA transfers  for ERH.En pending events. ERH.En is set based on externally  asserted events (via tpcc_eventN_pi). This register has no  effect on Chained Event Register (CERH) or Event Set  Register (ESRH). Note that if a bit is set in ERH.En while  EERH.En is disabled no action is taken. If EERH.En is  enabled at a later point (and ERH.En has not been cleared  via SW) then the event will be recognized as a valid 'TR  Sync' EERH.En is not directly writeable. Events can be  enabled via writes to EESRH and can be disabled via writes  to EECRH register.   EERH.En = 0: ER.En is not enabled to  trigger DMA transfers.  EERH.En = 1: ER.En is enabled to  trigger DMA transfers.   " id="EERH" offset="0x1024" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EECR" description="         Event Enable Clear Register:  CPU write of '1' to the  EECR.En bit causes the EER.En bit to be cleared. CPU write  of '0' has no effect..   " id="EECR" offset="0x1028" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EECRH" description="         Event Enable Clear Register (High Part):  CPU write of '1'  to the EECRH.En bit causes the EERH.En bit to be cleared.  CPU write of '0' has no effect..   " id="EECRH" offset="0x102C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EESR" description="         Event Enable Set Register:  CPU write of '1' to the EESR.En  bit causes the EER.En bit to be set. CPU write of '0' has no  effect..   " id="EESR" offset="0x1030" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EESRH" description="         Event Enable Set Register (High Part):  CPU write of '1' to  the EESRH.En bit causes the EERH.En bit to be set. CPU write  of '0' has no effect..   " id="EESRH" offset="0x1034" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SER" description="         Secondary Event Register:  The secondary event register is  used along with the Event Register (ER) to provide  information on the state of an Event.   En = 0 : Event is  not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="SER" offset="0x1038" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SERH" description="         Secondary Event Register (High Part):  The secondary event  register is used along with the Event Register (ERH) to  provide information on the state of an Event.   En = 0 :  Event is not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="SERH" offset="0x103C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SECR" description="         Secondary Event Clear Register:  The secondary event clear  register is used to clear the status of the SER registers.   CPU write of '1' to the SECR.En bit clears the SER register.  CPU write of '0' has no effect.   " id="SECR" offset="0x1040" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SECRH" description="         Secondary Event Clear Register (High Part):  The secondary  event clear register is used to clear the status of the SERH  registers.  CPU write of '1' to the SECRH.En bit clears the  SERH register. CPU write of '0' has no effect.   " id="SECRH" offset="0x1044" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IER" description="         Int Enable Register:  IER.In is not directly writeable.  Interrupts can be enabled via writes to IESR and can be  disabled via writes to IECR register.  IER.In = 0: IPR.In is  NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled  for interrupts.   " id="IER" offset="0x1050" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IERH" description="         Int Enable Register (High Part):  IERH.In is not directly  writeable. Interrupts can be enabled via writes to IESRH and  can be disabled via writes to IECRH register.  IERH.In = 0:  IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In  IS enabled for interrupts.   " id="IERH" offset="0x1054" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IECR" description="         Int Enable Clear Register:  CPU write of '1' to the IECR.In  bit causes the IER.In bit to be cleared. CPU write of '0'  has no effect..   " id="IECR" offset="0x1058" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IECRH" description="         Int Enable Clear Register (High Part):  CPU write of '1' to  the IECRH.In bit causes the IERH.In bit to be cleared. CPU  write of '0' has no effect..   " id="IECRH" offset="0x105C" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IESR" description="         Int Enable Set Register:  CPU write of '1' to the IESR.In  bit causes the IESR.In bit to be set. CPU write of '0' has  no effect..   " id="IESR" offset="0x1060" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IESRH" description="         Int Enable Set Register (High Part):  CPU write of '1' to  the IESRH.In bit causes the IESRH.In bit to be set. CPU  write of '0' has no effect..   " id="IESRH" offset="0x1064" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IPR" description="         Interrupt Pending Register:  IPR.In bit is set when a  interrupt completion code with TCC of N is detected. IPR.In  bit is cleared via software by writing a '1' to ICR.In bit.   " id="IPR" offset="0x1068" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IPRH" description="         Interrupt Pending Register (High Part):  IPRH.In bit is set  when a interrupt completion code with TCC of N is detected.  IPRH.In bit is cleared via software by writing a '1' to  ICRH.In bit.   " id="IPRH" offset="0x106C" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICR" description="         Interrupt Clear Register:  CPU write of '1' to the ICR.In  bit causes the IPR.In bit to be cleared. CPU write of '0'  has no effect.  All IPR.In bits must be cleared before  additional interrupts will be asserted by CC.   " id="ICR" offset="0x1070" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICRH" description="         Interrupt Clear Register (High Part):  CPU write of '1' to  the ICRH.In bit causes the IPRH.In bit to be cleared. CPU  write of '0' has no effect.  All IPRH.In bits must be  cleared before additional interrupts will be asserted by CC.   " id="ICRH" offset="0x1074" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IEVAL" description="         Interrupt Eval Register    " id="IEVAL" offset="0x1078" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="2" id="RES69" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Set:  CPU write of '1' to the SETn bit causes the  tpcc_intN output signal to be pulsed egardless of state of  interrupts enable (IERn) and status (IPRn). CPU write of '0'  has no effect.    " end="1" id="SET" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Evaluate:  CPU write of '1' to the EVALn bit  causes the tpcc_intN output signal to be pulsed if any  enabled interrupts (IERn) are still pending (IPRn). CPU  write of '0' has no effect..    " end="0" id="EVAL" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QER" description="         QDMA Event Register:  If QER.En bit is set then the  corresponding QDMA channel is prioritized vs. other qdma  events for submission to the TC. QER.En bit is set when a  vbus write byte matches the address defined in the QCHMAPn  register. QER.En bit is cleared when the corresponding event  is prioritized and serviced. QER.En is also cleared when  user writes a '1' to the QSECR.En bit. If the QER.En bit is  already set and a new QDMA event is detected due to user  write to QDMA trigger location and QEER register is set  then the corresponding bit in the QDMA Event Missed Register  is set.   " id="QER" offset="0x1080" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES70" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEER" description="         QDMA Event Enable Register:  Enabled/disabled QDMA address  comparator for QDMA Channel N. QEER.En is not directly  writeable. QDMA channels can be enabled via writes to QEESR  and can be disabled via writes to QEECR register.  QEER.En =  1 The corresponding QDMA channel comparator is enabled and  Events will be recognized and latched in QER.En. QEER.En =  0 The corresponding QDMA channel comparator is disabled.  Events will not be recognized/latched in QER.En.   " id="QEER" offset="0x1084" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES71" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEECR" description="         QDMA Event Enable Clear Register:  CPU write of '1' to the  QEECR.En bit causes the QEER.En bit to be cleared. CPU write  of '0' has no effect..   " id="QEECR" offset="0x1088" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES72" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEESR" description="         QDMA Event Enable Set Register:  CPU write of '1' to the  QEESR.En bit causes the QEESR.En bit to be set. CPU write of  '0' has no effect..   " id="QEESR" offset="0x108C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES73" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QSER" description="         QDMA Secondary Event Register:  The QDMA secondary event  register is used along with the QDMA Event Register (QER) to  provide information on the state of a QDMA Event.   En = 0 :  Event is not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="QSER" offset="0x1090" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES74" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QSECR" description="         QDMA Secondary Event Clear Register:  The secondary event  clear register is used to clear the status of the QSER and  QER register (note that this is slightly different than the  SER operation which does not clear the ER.En register).   CPU write of '1' to the QSECR.En bit clears the QSER.En and  QER.En register fields. CPU write of '0' has no effect..   " id="QSECR" offset="0x1094" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES75" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SHADOW_N" description="         Bundle description is not available   " id="SHADOW_N" offset="0x2000" width="32"></register>
  
  
  <register acronym="ER_RN" description="         Event Register:  If ER.En bit is set and the EER.En bit is  also set then the corresponding DMA channel is prioritized  vs. other pending DMA events for submission to the TC. ER.En  bit is set when the input event #n transitions from inactive  (low) to active (high) regardless of the state of EER.En  bit. ER.En bit is cleared when the corresponding event is  prioritized and serviced. If the ER.En bit is already set  and a new inactive to active transition is detected on the  input event #n input AND the corresponding bit in the EER  register is set then the corresponding bit in the Event  Missed Register is set. Event N can be cleared via sw by  writing a '1' to the ECR pseudo-register.   " id="ER_RN" offset="0x2000" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ERH_RN" description="         Event Register (High Part):  If ERH.En bit is set and the  EERH.En bit is also set then the corresponding DMA channel  is prioritized vs. other pending DMA events for submission  to the TC. ERH.En bit is set when the input event #n  transitions from inactive (low) to active (high) regardless  of the state of EERH.En bit. ER.En bit is cleared when the  corresponding event is prioritized and serviced. If the  ERH.En bit is already set and a new inactive to active  transition is detected on the input event #n input AND the  corresponding bit in the EERH register is set then the  corresponding bit in the Event Missed Register is set. Event  N can be cleared via sw by writing a '1' to the ECRH  pseudo-register.   " id="ERH_RN" offset="0x2004" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECR_RN" description="         Event Clear Register:  CPU write of '1' to the ECR.En bit  causes the ER.En bit to be cleared. CPU write of '0' has no  effect.   " id="ECR_RN" offset="0x2008" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECRH_RN" description="         Event Clear Register (High Part):  CPU write of '1' to the  ECRH.En bit causes the ERH.En bit to be cleared. CPU write  of '0' has no effect.   " id="ECRH_RN" offset="0x200C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESR_RN" description="         Event Set Register:  CPU write of '1' to the ESR.En bit  causes the ER.En bit to be set. CPU write of '0' has no  effect.   " id="ESR_RN" offset="0x2010" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESRH_RN" description="         Event Set Register (High Part)  CPU write of '1' to the  ESRH.En bit causes the ERH.En bit to be set. CPU write of  '0' has no effect.   " id="ESRH_RN" offset="0x2014" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="CER_RN" description="         Chained Event Register:  If CER.En bit is set (regardless of  state of EER.En) then the corresponding DMA channel is  prioritized vs. other pending DMA events for submission to  the TC. CER.En bit is set when a chaining completion code is  returned from one of the 3PTCs via the completion interface  or is generated internally via Early Completion path. CER.En  bit is cleared when the corresponding event is prioritized  and serviced. If the CER.En bit is already set and the  corresponding chaining completion code is returned from the  TC then the corresponding bit in the Event Missed Register  is set. CER.En cannot be set or cleared via software.   " id="CER_RN" offset="0x2018" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CERH_RN" description="         Chained Event Register (High Part):  If CERH.En bit is set  (regardless of state of EERH.En) then the corresponding DMA  channel is prioritized vs. other pending DMA events for  submission to the TC. CERH.En bit is set when a chaining  completion code is returned from one of the 3PTCs via the  completion interface or is generated internally via Early  Completion path. CERH.En bit is cleared when the  corresponding event is prioritized and serviced. If the  CERH.En bit is already set and the corresponding chaining  completion code is returned from the TC then the  corresponding bit in the Event Missed Register is set.  CERH.En cannot be set or cleared via software.   " id="CERH_RN" offset="0x201C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EER_RN" description="         Event Enable Register:  Enables DMA transfers for ER.En  pending events. ER.En is set based on externally asserted  events (via tpcc_eventN_pi). This register has no effect on  Chained Event Register (CER) or Event Set Register (ESR).  Note that if a bit is set in ER.En while EER.En is disabled  no action is taken. If EER.En is enabled at a later point  (and ER.En has not been cleared via SW) then the event will  be recognized as a valid 'TR Sync' EER.En is not directly  writeable. Events can be enabled via writes to EESR and can  be disabled via writes to EECR register.   EER.En = 0: ER.En  is not enabled to trigger DMA transfers.  EER.En = 1: ER.En  is enabled to trigger DMA transfers.   " id="EER_RN" offset="0x2020" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EERH_RN" description="         Event Enable Register (High Part):  Enables DMA transfers  for ERH.En pending events. ERH.En is set based on externally  asserted events (via tpcc_eventN_pi). This register has no  effect on Chained Event Register (CERH) or Event Set  Register (ESRH). Note that if a bit is set in ERH.En while  EERH.En is disabled no action is taken. If EERH.En is  enabled at a later point (and ERH.En has not been cleared  via SW) then the event will be recognized as a valid 'TR  Sync' EERH.En is not directly writeable. Events can be  enabled via writes to EESRH and can be disabled via writes  to EECRH register.   EERH.En = 0: ER.En is not enabled to  trigger DMA transfers.  EERH.En = 1: ER.En is enabled to  trigger DMA transfers.   " id="EERH_RN" offset="0x2024" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="EECR_RN" description="         Event Enable Clear Register:  CPU write of '1' to the  EECR.En bit causes the EER.En bit to be cleared. CPU write  of '0' has no effect..   " id="EECR_RN" offset="0x2028" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EECRH_RN" description="         Event Enable Clear Register (High Part):  CPU write of '1'  to the EECRH.En bit causes the EERH.En bit to be cleared.  CPU write of '0' has no effect..   " id="EECRH_RN" offset="0x202C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EESR_RN" description="         Event Enable Set Register:  CPU write of '1' to the EESR.En  bit causes the EER.En bit to be set. CPU write of '0' has no  effect..   " id="EESR_RN" offset="0x2030" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EESRH_RN" description="         Event Enable Set Register (High Part):  CPU write of '1' to  the EESRH.En bit causes the EERH.En bit to be set. CPU write  of '0' has no effect..   " id="EESRH_RN" offset="0x2034" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SER_RN" description="         Secondary Event Register:  The secondary event register is  used along with the Event Register (ER) to provide  information on the state of an Event.   En = 0 : Event is  not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="SER_RN" offset="0x2038" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SERH_RN" description="         Secondary Event Register (High Part):  The secondary event  register is used along with the Event Register (ERH) to  provide information on the state of an Event.   En = 0 :  Event is not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="SERH_RN" offset="0x203C" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SECR_RN" description="         Secondary Event Clear Register:  The secondary event clear  register is used to clear the status of the SER registers.   CPU write of '1' to the SECR.En bit clears the SER register.  CPU write of '0' has no effect.   " id="SECR_RN" offset="0x2040" width="32">
    
  <bitfield begin="31" description="         Event #31     " end="31" id="E31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #30     " end="30" id="E30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #29     " end="29" id="E29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #28     " end="28" id="E28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #27     " end="27" id="E27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #26     " end="26" id="E26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #25     " end="25" id="E25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #24     " end="24" id="E24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #23     " end="23" id="E23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #22     " end="22" id="E22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #21     " end="21" id="E21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #20     " end="20" id="E20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #19     " end="19" id="E19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #18     " end="18" id="E18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #17     " end="17" id="E17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #16     " end="16" id="E16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #15     " end="15" id="E15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #14     " end="14" id="E14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #13     " end="13" id="E13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #12     " end="12" id="E12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #11     " end="11" id="E11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #10     " end="10" id="E10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #9     " end="9" id="E9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #8     " end="8" id="E8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SECRH_RN" description="         Secondary Event Clear Register (High Part):  The secondary  event clear register is used to clear the status of the SERH  registers.  CPU write of '1' to the SECRH.En bit clears the  SERH register. CPU write of '0' has no effect.   " id="SECRH_RN" offset="0x2044" width="32">
    
  <bitfield begin="31" description="         Event #63     " end="31" id="E63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Event #62     " end="30" id="E62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Event #61     " end="29" id="E61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Event #60     " end="28" id="E60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Event #59     " end="27" id="E59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Event #58     " end="26" id="E58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Event #57     " end="25" id="E57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Event #56     " end="24" id="E56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Event #55     " end="23" id="E55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Event #54     " end="22" id="E54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Event #53     " end="21" id="E53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Event #52     " end="20" id="E52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Event #51     " end="19" id="E51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Event #50     " end="18" id="E50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Event #49     " end="17" id="E49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Event #48     " end="16" id="E48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Event #47     " end="15" id="E47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Event #46     " end="14" id="E46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Event #45     " end="13" id="E45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Event #44     " end="12" id="E44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Event #43     " end="11" id="E43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Event #42     " end="10" id="E42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Event #41     " end="9" id="E41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Event #40     " end="8" id="E40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Event #39     " end="7" id="E39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #38     " end="6" id="E38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #37     " end="5" id="E37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #36     " end="4" id="E36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #35     " end="3" id="E35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #34     " end="2" id="E34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #33     " end="1" id="E33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #32     " end="0" id="E32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IER_RN" description="         Int Enable Register:  IER.In is not directly writeable.  Interrupts can be enabled via writes to IESR and can be  disabled via writes to IECR register.  IER.In = 0: IPR.In is  NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled  for interrupts.   " id="IER_RN" offset="0x2050" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IERH_RN" description="         Int Enable Register (High Part):  IERH.In is not directly  writeable. Interrupts can be enabled via writes to IESRH and  can be disabled via writes to IECRH register.  IERH.In = 0:  IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In  IS enabled for interrupts.   " id="IERH_RN" offset="0x2054" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IECR_RN" description="         Int Enable Clear Register:  CPU write of '1' to the IECR.In  bit causes the IER.In bit to be cleared. CPU write of '0'  has no effect..   " id="IECR_RN" offset="0x2058" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IECRH_RN" description="         Int Enable Clear Register (High Part):  CPU write of '1' to  the IECRH.In bit causes the IERH.In bit to be cleared. CPU  write of '0' has no effect..   " id="IECRH_RN" offset="0x205C" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IESR_RN" description="         Int Enable Set Register:  CPU write of '1' to the IESR.In  bit causes the IESR.In bit to be set. CPU write of '0' has  no effect..   " id="IESR_RN" offset="0x2060" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IESRH_RN" description="         Int Enable Set Register (High Part):  CPU write of '1' to  the IESRH.In bit causes the IESRH.In bit to be set. CPU  write of '0' has no effect..   " id="IESRH_RN" offset="0x2064" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IPR_RN" description="         Interrupt Pending Register:  IPR.In bit is set when a  interrupt completion code with TCC of N is detected. IPR.In  bit is cleared via software by writing a '1' to ICR.In bit.   " id="IPR_RN" offset="0x2068" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IPRH_RN" description="         Interrupt Pending Register (High Part):  IPRH.In bit is set  when a interrupt completion code with TCC of N is detected.  IPRH.In bit is cleared via software by writing a '1' to  ICRH.In bit.   " id="IPRH_RN" offset="0x206C" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICR_RN" description="         Interrupt Clear Register:  CPU write of '1' to the ICR.In  bit causes the IPR.In bit to be cleared. CPU write of '0'  has no effect.  All IPR.In bits must be cleared before  additional interrupts will be asserted by CC.   " id="ICR_RN" offset="0x2070" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #31     " end="31" id="I31" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #30     " end="30" id="I30" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #29     " end="29" id="I29" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #28     " end="28" id="I28" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #27     " end="27" id="I27" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #26     " end="26" id="I26" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #25     " end="25" id="I25" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #24     " end="24" id="I24" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #23     " end="23" id="I23" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #22     " end="22" id="I22" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #21     " end="21" id="I21" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #20     " end="20" id="I20" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #19     " end="19" id="I19" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #18     " end="18" id="I18" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #17     " end="17" id="I17" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #16     " end="16" id="I16" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #15     " end="15" id="I15" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #14     " end="14" id="I14" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #13     " end="13" id="I13" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #12     " end="12" id="I12" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #11     " end="11" id="I11" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #10     " end="10" id="I10" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #9     " end="9" id="I9" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #8     " end="8" id="I8" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #7     " end="7" id="I7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #6     " end="6" id="I6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #5     " end="5" id="I5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #4     " end="4" id="I4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #3     " end="3" id="I3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #2     " end="2" id="I2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #1     " end="1" id="I1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #0     " end="0" id="I0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICRH_RN" description="         Interrupt Clear Register (High Part):  CPU write of '1' to  the ICRH.In bit causes the IPRH.In bit to be cleared. CPU  write of '0' has no effect.  All IPRH.In bits must be  cleared before additional interrupts will be asserted by CC.   " id="ICRH_RN" offset="0x2074" width="32">
    
  <bitfield begin="31" description="         Interrupt associated with TCC #63     " end="31" id="I63" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="         Interrupt associated with TCC #62     " end="30" id="I62" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="         Interrupt associated with TCC #61     " end="29" id="I61" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="         Interrupt associated with TCC #60     " end="28" id="I60" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="         Interrupt associated with TCC #59     " end="27" id="I59" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="26" description="         Interrupt associated with TCC #58     " end="26" id="I58" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="25" description="         Interrupt associated with TCC #57     " end="25" id="I57" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="24" description="         Interrupt associated with TCC #56     " end="24" id="I56" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="23" description="         Interrupt associated with TCC #55     " end="23" id="I55" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="22" description="         Interrupt associated with TCC #54     " end="22" id="I54" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="21" description="         Interrupt associated with TCC #53     " end="21" id="I53" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="20" description="         Interrupt associated with TCC #52     " end="20" id="I52" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="19" description="         Interrupt associated with TCC #51     " end="19" id="I51" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="         Interrupt associated with TCC #50     " end="18" id="I50" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="         Interrupt associated with TCC #49     " end="17" id="I49" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="         Interrupt associated with TCC #48     " end="16" id="I48" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="         Interrupt associated with TCC #47     " end="15" id="I47" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="14" description="         Interrupt associated with TCC #46     " end="14" id="I46" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="13" description="         Interrupt associated with TCC #45     " end="13" id="I45" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt associated with TCC #44     " end="12" id="I44" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt associated with TCC #43     " end="11" id="I43" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt associated with TCC #42     " end="10" id="I42" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt associated with TCC #41     " end="9" id="I41" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt associated with TCC #40     " end="8" id="I40" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt associated with TCC #39     " end="7" id="I39" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt associated with TCC #38     " end="6" id="I38" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt associated with TCC #37     " end="5" id="I37" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt associated with TCC #36     " end="4" id="I36" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt associated with TCC #35     " end="3" id="I35" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt associated with TCC #34     " end="2" id="I34" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt associated with TCC #33     " end="1" id="I33" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt associated with TCC #32     " end="0" id="I32" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="IEVAL_RN" description="         Interrupt Eval Register    " id="IEVAL_RN" offset="0x2078" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="2" id="RES76" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Set:  CPU write of '1' to the SETn bit causes the  tpcc_intN output signal to be pulsed egardless of state of  interrupts enable (IERn) and status (IPRn). CPU write of '0'  has no effect.    " end="1" id="SET" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Evaluate:  CPU write of '1' to the EVALn bit  causes the tpcc_intN output signal to be pulsed if any  enabled interrupts (IERn) are still pending (IPRn). CPU  write of '0' has no effect..    " end="0" id="EVAL" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QER_RN" description="         QDMA Event Register:  If QER.En bit is set then the  corresponding QDMA channel is prioritized vs. other qdma  events for submission to the TC. QER.En bit is set when a  vbus write byte matches the address defined in the QCHMAPn  register. QER.En bit is cleared when the corresponding event  is prioritized and serviced. QER.En is also cleared when  user writes a '1' to the QSECR.En bit. If the QER.En bit is  already set and a new QDMA event is detected due to user  write to QDMA trigger location and QEER register is set  then the corresponding bit in the QDMA Event Missed Register  is set.   " id="QER_RN" offset="0x2080" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES77" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEER_RN" description="         QDMA Event Enable Register:  Enabled/disabled QDMA address  comparator for QDMA Channel N. QEER.En is not directly  writeable. QDMA channels can be enabled via writes to QEESR  and can be disabled via writes to QEECR register.  QEER.En =  1 The corresponding QDMA channel comparator is enabled and  Events will be recognized and latched in QER.En. QEER.En =  0 The corresponding QDMA channel comparator is disabled.  Events will not be recognized/latched in QER.En.   " id="QEER_RN" offset="0x2084" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES78" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEECR_RN" description="         QDMA Event Enable Clear Register:  CPU write of '1' to the  QEECR.En bit causes the QEER.En bit to be cleared. CPU write  of '0' has no effect..   " id="QEECR_RN" offset="0x2088" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES79" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEESR_RN" description="         QDMA Event Enable Set Register:  CPU write of '1' to the  QEESR.En bit causes the QEESR.En bit to be set. CPU write of  '0' has no effect..   " id="QEESR_RN" offset="0x208C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES80" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="QSER_RN" description="         QDMA Secondary Event Register:  The QDMA secondary event  register is used along with the QDMA Event Register (QER) to  provide information on the state of a QDMA Event.   En = 0 :  Event is not currently in the Event Queue. En = 1 : Event is  currently stored in Event Queue. Event arbiter will not  prioritize additional events.   " id="QSER_RN" offset="0x2090" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES81" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QSECR_RN" description="         QDMA Secondary Event Clear Register:  The secondary event  clear register is used to clear the status of the QSER and  QER register (note that this is slightly different than the  SER operation which does not clear the ER.En register).   CPU write of '1' to the QSECR.En bit clears the QSER.En and  QER.En register fields. CPU write of '0' has no effect..   " id="QSECR_RN" offset="0x2094" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="8" id="RES82" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="         Event #7     " end="7" id="E7" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="         Event #6     " end="6" id="E6" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="         Event #5     " end="5" id="E5" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="         Event #4     " end="4" id="E4" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="         Event #3     " end="3" id="E3" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="         Event #2     " end="2" id="E2" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="         Event #1     " end="1" id="E1" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="         Event #0     " end="0" id="E0" rwaccess="W" width="1"></bitfield>
  </register>
  
       <group id="PARAMSET" name="PARAMSET" instances="512" offset="0x4000" instaddr="32" description="Param Set ">
	     <register id="OPT" acronym="OPT" offset="0" width="32" description="Option">
<bitfield id="PRIV" width="1" begin="31" end="31" resetval="0" description="Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege" />
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0" description="Privilege ID for external host/cpu/dma" range="" rwaccess="R"></bitfield>
<bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="ITCC Disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="ITCC Enabled" />
</bitfield>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer completion chaining enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="TCC Disabled " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="TCC Enabled" />
</bitfield>
<bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer completion interrupt enable" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_8" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer completion code" range="" rwaccess="RW"></bitfield>
<bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0" description="Transfer completion mode" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="EARLY" value="1" token="EARLY" description="" />
</bitfield>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="RW">
<bitenum id="8" value="0" token="8" description="" />
<bitenum id="16" value="1" token="16" description="" />
<bitenum id="32" value="2" token="32" description="" />
<bitenum id="64" value="3" token="64" description="" />
<bitenum id="128" value="4" token="128" description="" />
<bitenum id="256" value="5" token="256" description="" />
</bitfield>
<bitfield id="_RESV_12" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATIC" width="1" begin="3" end="3" resetval="0" description="Static set" range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
<bitenum id="STATIC" value="1" token="STATIC" description="" />
</bitfield>
<bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0" description="Transfer Synchronization Dimension" range="" rwaccess="RW">
<bitenum id="ASYNC" value="0" token="ASYNC" description="" />
<bitenum id="ABSYNC" value="1" token="ABSYNC" description="" />
</bitfield>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="FIFO" value="1" token="FIFO" description="" />
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode" range="" rwaccess="RW">
<bitenum id="INCR" value="0" token="INCR" description="" />
<bitenum id="FIFO" value="1" token="FIFO" description="" />
</bitfield>
</register>
	     <register id="SRC" acronym="SRC" offset="4" width="32" description="Source Address">
<bitfield id="SRC" width="32" begin="31" end="0" resetval="0" description="Source Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="A_B_CNT" acronym="A_B_CNT" offset="8" width="32" description="A Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Count" range="" rwaccess="RW"></bitfield>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Count" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="DST" acronym="DST" offset="12" width="32" description="Destination Address">
<bitfield id="DST" width="32" begin="31" end="0" resetval="0" description="Destination Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_BIDX" acronym="SRC_DST_BIDX" offset="16" width="32" description="SRC B Index, DST B Index">
<bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0" description="Destination B Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0" description="Source B Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="LINK_BCNTRLD" acronym="LINK_BCNTRLD" offset="20" width="32" description="Link Address">
<bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0" description="B Count Reload" range="" rwaccess="RW"></bitfield>
<bitfield id="LINK" width="16" begin="15" end="0" resetval="0" description="Link Address" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="SRC_DST_CIDX" acronym="SRC_DST_CIDX" offset="24" width="32" description="Source C Index">
<bitfield id="DSTCIDX" width="16" begin="31" end="16" resetval="0" description="Destination C Index" range="" rwaccess="RW"></bitfield>
<bitfield id="SRCCIDX" width="16" begin="15" end="0" resetval="0" description="Source C Index" range="" rwaccess="RW"></bitfield>
</register>
	     <register id="CCNT" acronym="CCNT" offset="28" width="32" description="C Count">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CCNT" width="16" begin="15" end="0" resetval="0" description="C Counter" range="" rwaccess="RW"></bitfield>
</register>
     </group>
</module>
