<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WB32F10x Standard Peripherals Firmware Library: wb32f10x.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">WB32F10x Standard Peripherals Firmware Library
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6d2d5b60bd20db849a9486835a2715aa.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_1ccb1ee9d8f9fbf2f118cf2c97585667.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_7115a9ac1416294929e48ac0551ee877.html">Device</a></li><li class="navelem"><a class="el" href="dir_c26c19fd1f0a60a4008074ca5308a4b5.html">WB</a></li><li class="navelem"><a class="el" href="dir_b217dbe985e3eb9d2b2469ed684c5710.html">WB32F10x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">wb32f10x.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file     wb32f10x.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief    CMSIS Core Peripheral Access Layer Header File for</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *           wb32f10x Device Series</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @version  V0.1.10</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @date     05-January-2023</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @attention</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Copyright (c) 2020 - 2023 Westberry Technology (ChangZhou) Corp., Ltd</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * TIME. AS A RESULT, WESTBERRY TECHNOLOGY SHALL NOT BE HELD LIABLE FOR ANY</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#ifndef __WB32F10x_H__</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define __WB32F10x_H__</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !defined  HSE_VALUE</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">   58</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE     (8000000)  </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">   66</a></span>&#160;<span class="preprocessor">#define HSE_STARTUP_TIMEOUT (48000)   </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga48acd279e7a6d4f8bc1f1b86a3aa934d">   72</a></span>&#160;<span class="preprocessor">#define __WB32F10x_STDPERIPH_VERSION_MAIN   (0x00) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga2d744a775b01fac5e297baa6c0e3459f">   73</a></span>&#160;<span class="preprocessor">#define __WB32F10x_STDPERIPH_VERSION_SUB1   (0x01) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga290affbb35159df5bf6ac0176ce76fd3">   74</a></span>&#160;<span class="preprocessor">#define __WB32F10x_STDPERIPH_VERSION_SUB2   (0x0A) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga7c09fcf2d093c6e33ff62e3914388c17">   75</a></span>&#160;<span class="preprocessor">#define __WB32F10x_STDPERIPH_VERSION_RC     (0x00) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define __WB32F10x_STDPERIPH_VERSION        ( (__WB32F10x_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                             |(__WB32F10x_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">                                             |(__WB32F10x_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">                                             |(__WB32F10x_STDPERIPH_VERSION_RC))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga984b34cb52f9730acb47dc62cbc24101">   85</a></span>&#160;<span class="preprocessor">#define MHSI_VALUE    (8000000)       </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga218fc0b7d5b2c46cfbe21f2309f75451">   86</a></span>&#160;<span class="preprocessor">#define FHSI_VALUE    (48000000)      </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------------------------  Interrupt Number Definition  ------------------------ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> IRQn</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* -------------------  Cortex-M3 Processor Exceptions Numbers  ------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  NonMaskableInt_IRQn           = -14,      <span class="comment">/*  2 Non Maskable Interrupt */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  HardFault_IRQn                = -13,      <span class="comment">/*  3 HardFault Interrupt */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  MemoryManagement_IRQn         = -12,      <span class="comment">/*  4 Memory Management Interrupt */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  BusFault_IRQn                 = -11,      <span class="comment">/*  5 Bus Fault Interrupt */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  UsageFault_IRQn               = -10,      <span class="comment">/*  6 Usage Fault Interrupt */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  SVCall_IRQn                   =  -5,      <span class="comment">/* 11 SV Call Interrupt */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  DebugMonitor_IRQn             =  -4,      <span class="comment">/* 12 Debug Monitor Interrupt */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  PendSV_IRQn                   =  -2,      <span class="comment">/* 14 Pend SV Interrupt */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  SysTick_IRQn                  =  -1,      <span class="comment">/* 15 System Tick Interrupt */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* ----------------------  WB32F10x Specific Interrupt Numbers  --------------------- */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  WWDG_IRQn                     =   0,      <span class="comment">/* Window WatchDog Interrupt */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  PVD_IRQn                      =   1,      <span class="comment">/* PVD through EXTI Line detection Interrupt */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  TAMPER_IRQn                   =   2,      <span class="comment">/* Tamper Interrupt */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  RTC_IRQn                      =   3,      <span class="comment">/* RTC global Interrupt */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  FMC_IRQn                      =   4,      <span class="comment">/* FMC global Interrupt */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  RCC_IRQn                      =   5,      <span class="comment">/* RCC global Interrupt */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  EXTI0_IRQn                    =   6,      <span class="comment">/* EXTI Line0 Interrupt */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  EXTI1_IRQn                    =   7,      <span class="comment">/* EXTI Line1 Interrupt */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  EXTI2_IRQn                    =   8,      <span class="comment">/* EXTI Line2 Interrupt */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  EXTI3_IRQn                    =   9,      <span class="comment">/* EXTI Line3 Interrupt */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  EXTI4_IRQn                    =  10,      <span class="comment">/* EXTI Line4 Interrupt */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  DMAC1_IRQn                    =  11,      <span class="comment">/* DMAC1 Interrupt */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  DMAC2_IRQn                    =  12,      <span class="comment">/* DMAC2 Interrupt */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  ADC_IRQn                      =  13,      <span class="comment">/* ADC global Interrupt */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  USB_IRQn                      =  14,      <span class="comment">/* USB Interrupt */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  USB_DMA_IRQn                  =  15,      <span class="comment">/* USB DMA Interrupt */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  EXTI9_5_IRQn                  =  16,      <span class="comment">/* External Line[9:5] Interrupts */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  TIM1_BRK_IRQn                 =  17,      <span class="comment">/* TIM1 Break Interrupt */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  TIM1_UP_IRQn                  =  18,      <span class="comment">/* TIM1 Update Interrupt */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  TIM1_TRG_COM_IRQn             =  19,      <span class="comment">/* TIM1 Trigger and Commutation Interrupt */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  TIM1_CC_IRQn                  =  20,      <span class="comment">/* TIM1 Capture Compare Interrupt */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  TIM2_IRQn                     =  21,      <span class="comment">/* TIM2 global Interrupt */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  TIM3_IRQn                     =  22,      <span class="comment">/* TIM3 global Interrupt */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  TIM4_IRQn                     =  23,      <span class="comment">/* TIM4 global Interrupt */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  I2C1_IRQn                     =  24,      <span class="comment">/* I2C1 global Interrupt */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  I2C2_IRQn                     =  25,      <span class="comment">/* I2C2 global Interrupt */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  QSPI_IRQn                     =  26,      <span class="comment">/* QSPI global Interrupt */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  SPIM2_IRQn                    =  27,      <span class="comment">/* SPIM2 global Interrupt */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  SPIS1_IRQn                    =  28,      <span class="comment">/* SPIS1 global Interrupt */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  SPIS2_IRQn                    =  29,      <span class="comment">/* SPIS2 global Interrupt */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  UART1_IRQn                    =  30,      <span class="comment">/* UART1 global Interrupt */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  UART2_IRQn                    =  31,      <span class="comment">/* UART2 global Interrupt */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  UART3_IRQn                    =  32,      <span class="comment">/* UART3 global Interrupt */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  EXTI15_10_IRQn                =  33,      <span class="comment">/* External Line[15:10] Interrupts */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  RTCAlarm_IRQn                 =  34,      <span class="comment">/* RTC Alarm through EXTI Line Interrupt */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  USBP_WKUP_IRQn                =  35,      <span class="comment">/* USB PIN global interrupt */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  I2S_IRQn                      =  36,      <span class="comment">/* I2S global Interrupt */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  ISO_IRQn                      =  37,      <span class="comment">/* ISO7816 global Interrupt */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} IRQn_Type;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* ================      Processor and Core Peripheral Section     ================ */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* -------  Start of section using anonymous unions and disabling warnings  ------- */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#if   defined (__CC_ARM)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#elif defined (__ICCARM__)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #pragma clang diagnostic push</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #pragma clang diagnostic ignored &quot;-Wc11-extensions&quot;</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">  #pragma clang diagnostic ignored &quot;-Wreserved-id-macro&quot;</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#elif defined (__GNUC__)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#elif defined (__TMS470__)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#elif defined (__TASKING__)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #pragma warning 586</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#elif defined (__CSMC__)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* --------  Configuration of the Cortex-M3 Processor and Core Peripherals  ------- */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define __CM3_REV                 0x0200U   </span><span class="comment">/* Core revision r2p0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1         </span><span class="comment">/* WB32F10x devices provide an MPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define __VTOR_PRESENT            1         </span><span class="comment">/* VTOR present or not */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4         </span><span class="comment">/* Number of Bits used for Priority Levels */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0         </span><span class="comment">/* Set to 1 if different SysTick Config is used */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&quot;</span>                       <span class="comment">/* Processor and core peripherals */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__wb32f10x_8h.html">system_wb32f10x.h</a>&quot;</span>                <span class="comment">/* System Header */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {RESET = 0, SET = !RESET} FlagStatus, ITStatus;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {INACTIVE = 0, ACTIVE = !INACTIVE} SignalState;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* ================       Device Specific Peripheral Section       ================ */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* ================           General-purpose I/Os (GPIO)          ================ */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a64a69d9f3f6fd4c22e5b5da76f8c3a7b">  205</a></span>&#160;  __IOM uint32_t MODER;           </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a3814a31c008490687cd68e980c58609e">  206</a></span>&#160;  __IOM uint32_t OTYPER;          </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab6377ff601a1a56d8b18328ffb116775">  207</a></span>&#160;  __IOM uint32_t OSPEEDR;         </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a298d23901c9eae457ea0d4c711090c9c">  208</a></span>&#160;  __IOM uint32_t PUPDR;           </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a352a574d7f4a651ffa937f49f423a60c">  209</a></span>&#160;  __IM  uint32_t IDR;             </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab60e87b8f95ece1e0dcc1b1455beb518">  210</a></span>&#160;  __IOM uint32_t ODR;             </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#aac27a2f0a7167eba7b84847a06787f2a">  211</a></span>&#160;  __OM  uint32_t BSRR;            </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a805acb8fdb4178e87dd40fceba043a4f">  212</a></span>&#160;  __IOM uint32_t LCKR;            </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a5c718e9c3dad3ef051cb4066d14b7e5a">  213</a></span>&#160;  __IOM uint32_t AFRL;            </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ad585f9a69ccc29bb10af8ed4b1ad15c2">  214</a></span>&#160;  __IOM uint32_t AFRH;            </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a7e8547070dd5918a2854982279d12392">  215</a></span>&#160;  __IOM uint32_t SMIT;            </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a7b84edbc67af92623525311166121fcb">  216</a></span>&#160;  __IOM uint32_t CURRENT;         </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ae89ea913680e5be2912be1671fc6c250">  217</a></span>&#160;  __IOM uint32_t CFGMSK;          </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* ================                   Timer (TIM)                  ================ */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  224</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a560b25d17498f4768655a99f0fa5dfc0">  226</a></span>&#160;  __IOM uint32_t CR1;             </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a08aa78fb433292d566a278fa65746dfd">  227</a></span>&#160;  __IOM uint32_t CR2;             </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0b5df0c37a5031e2ca8bc45a68c97f10">  228</a></span>&#160;  __IOM uint32_t SMCR;            </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a51aecfb603179e8d6d9cc6e7516a902b">  229</a></span>&#160;  __IOM uint32_t DIER;            </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a95fcc7996cf77f1fe70b6ad5bae01549">  230</a></span>&#160;  __IOM uint32_t SR;              </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3654ce9ce48783a4993002b2d93e49c5">  231</a></span>&#160;  __OM  uint32_t EGR;             </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a635ed2940c2707909365fd5d3f30ad25">  232</a></span>&#160;  __IOM uint32_t CCMR1;           </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3195c96fb54f7673e6ab03c4c9c89f80">  233</a></span>&#160;  __IOM uint32_t CCMR2;           </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a24525d84ecd9667ecc8c37c5c463f95c">  234</a></span>&#160;  __IOM uint32_t CCER;            </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ae8408c8a2f24dfd94de0083798b270fd">  235</a></span>&#160;  __IOM uint32_t CNT;             </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0b7228efee10f6e587d7e3b70a9f6ba7">  236</a></span>&#160;  __IOM uint32_t PSC;             </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3d62ac5e40ff5823b128a04ef782623d">  237</a></span>&#160;  __IOM uint32_t ARR;             </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2d3e3514166bb9faca1c0c55ea602472">  238</a></span>&#160;  __IOM uint32_t RCR;             </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aecb7c415dd48824653a1b0833fe720ce">  239</a></span>&#160;  __IOM uint32_t CCR1;            </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af67f9bd444779f12e7caa27c5310c874">  240</a></span>&#160;  __IOM uint32_t CCR2;            </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ae1c2362031fb85233c2307a9a2985c2b">  241</a></span>&#160;  __IOM uint32_t CCR3;            </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aeca25330b0460bb45233c56fabfbfdc7">  242</a></span>&#160;  __IOM uint32_t CCR4;            </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a56d7d3b93993c2d388a73f3307bbbced">  243</a></span>&#160;  __IOM uint32_t BDTR;            </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* ================   External Interrupt/Event Controller (EXTI)   ================ */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a46cb46e2d8781536ac64c0745cbf3c74">  252</a></span>&#160;  __IOM uint32_t IMR;             </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a7b6d70bd4d45be110211db64bf1acbf9">  253</a></span>&#160;  __IOM uint32_t EMR;             </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6f5cbc751d89dfff1655db4921849d45">  254</a></span>&#160;  __IOM uint32_t RTSR;            </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a88245d10a5db5191815e16b187d9586d">  255</a></span>&#160;  __IOM uint32_t FTSR;            </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#abefb6010ccb68d382dfaa97f7f4aaf57">  256</a></span>&#160;  __IOM uint32_t SWIER;           </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ab04341b824ab45e04e61233515413d37">  257</a></span>&#160;  __IOM uint32_t PR;              </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* ================          Alternate Function I/O (AFIO)         ================ */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html">  264</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#a8be676577db129a84a9a2689519a8502">  266</a></span>&#160;        uint32_t RESERVED0[2];    </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#a2feebbb991b10882f4d312ad5c9e14a2">  267</a></span>&#160;  __IOM uint32_t EXTICR[4];       </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* ================             Window watchdog (WWDG)             ================ */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  274</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a10e4b0d52a1683e587437b67bdf0efc5">  276</a></span>&#160;  __IOM uint32_t CR;              </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab03fa9e38b42a68b8b747032586dad5f">  277</a></span>&#160;  __IOM uint32_t CFR;             </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a95fcc7996cf77f1fe70b6ad5bae01549">  278</a></span>&#160;  __IOM uint32_t SR;              </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* ================           Independent watchdog (IWDG)          ================ */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  285</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a5d4a934ed9cc6ca2219bfa728aa494bd">  287</a></span>&#160;  __OM  uint32_t KR;              </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#ab04341b824ab45e04e61233515413d37">  288</a></span>&#160;  __IOM uint32_t PR;              </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a70e1649751896b2796e58a18f0f3c4bc">  289</a></span>&#160;  __IOM uint32_t RLR;             </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#ad4231978b53707a784eecc70a72e0a10">  290</a></span>&#160;  __IM  uint32_t SR;              </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* ================             Backup Registers (BKP)             ================ */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a170220ba384b0048edd7f0f9f893531f">  299</a></span>&#160;  __IOM uint32_t RTCCR;           </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a10e4b0d52a1683e587437b67bdf0efc5">  300</a></span>&#160;  __IOM uint32_t CR;              </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a87e091f419b918932d7b76ee103a01fd">  301</a></span>&#160;  __IOM uint32_t CSR;             </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  302</a></span>&#160;        uint32_t <a class="code" href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;       </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aca122a328c9eee27465995330b9cb57b">  303</a></span>&#160;  __IOM uint32_t DR1;             </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1f0f6dc91c0e32f72d3b336274a93af6">  304</a></span>&#160;  __IOM uint32_t DR2;             </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aaf932324dc6129928010bba8f5219ee4">  305</a></span>&#160;  __IOM uint32_t DR3;             </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aca4ebd16e65482595d615d351263eea1">  306</a></span>&#160;  __IOM uint32_t DR4;             </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a9b418d9286973ab3034fc7d4712970c3">  307</a></span>&#160;  __IOM uint32_t DR5;             </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac9c4847d21160b865cb3da935f01a85d">  308</a></span>&#160;  __IOM uint32_t DR6;             </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2fcc5baad403b9e4648426afdc38465c">  309</a></span>&#160;  __IOM uint32_t DR7;             </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2294643bf729b6f8900ee73e08baaede">  310</a></span>&#160;  __IOM uint32_t DR8;             </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aec270ea33c4d44346e9c0ab519202404">  311</a></span>&#160;  __IOM uint32_t DR9;             </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a51faa455770e9c7120bd2d12dcd9114e">  312</a></span>&#160;  __IOM uint32_t DR10;            </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#add41fb51ff31dc43d5e77b0233bffb0f">  313</a></span>&#160;  __IOM uint32_t DR11;            </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a69c6e3133d84f3d796a015df8560c638">  314</a></span>&#160;  __IOM uint32_t DR12;            </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4da74fd4ce00440f580f63949d45dd93">  315</a></span>&#160;  __IOM uint32_t DR13;            </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a914a012357fa2fbd93c2f320a402f2ed">  316</a></span>&#160;  __IOM uint32_t DR14;            </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a0363de3c88d12ad58745d29642468db7">  317</a></span>&#160;  __IOM uint32_t DR15;            </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a712b721497fd7c12fa9f19b09a8b7637">  318</a></span>&#160;  __IOM uint32_t DR16;            </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a6b43785c334ae617169f862b72e56a47">  319</a></span>&#160;  __IOM uint32_t DR17;            </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#adf4c6849bd9154925b094a11a5a65d13">  320</a></span>&#160;  __IOM uint32_t DR18;            </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a110d4d73fd55187953d290fc83557ab8">  321</a></span>&#160;  __IOM uint32_t DR19;            </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a87ec2e5ad90dc9414aec29d46a9dcc9b">  322</a></span>&#160;  __IOM uint32_t DR20;            </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4d425d11bb29b41a32ae9f416b8f95e7">  323</a></span>&#160;  __IOM uint32_t DR21;            </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a692ee98a4ab8d8ad0a4f9aa09411acab">  324</a></span>&#160;        uint32_t RESERVED1[39];   </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a3c0429bc13374ea7f5748cb23d317663">  325</a></span>&#160;  __IOM uint32_t BDCR;            </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* ================              Real-Time Clock (RTC)             ================ */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  332</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2bba6713f990cb5467737e5e0f8f1f53">  334</a></span>&#160;  __IOM uint16_t CRH;                 uint16_t RESERVED0;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa90780a1b657095014926faa0f2384f9">  335</a></span>&#160;  __IOM uint16_t CRL;                 uint16_t RESERVED1;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa6749576d9c0f803b0355654d23db884">  336</a></span>&#160;  __OM  uint16_t PRLH;                uint16_t RESERVED2;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5af07458e1903dc5d2a2b9d9c46fb22">  338</a></span>&#160;  __IM  uint32_t PRL;             </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a86ca789c1b7134fa81f954920d485268">  339</a></span>&#160;  __OM  uint16_t PRLL;            </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  };</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2b9e431c1a8000c7449482dc589a3cb9">  341</a></span>&#160;  __IM  uint16_t DIVH;                uint16_t RESERVED4;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a55702b8184ac5653e992ed4b1f57bfcc">  343</a></span>&#160;  __IM  uint32_t DIV;             </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a72d86c6b6df1d88e80183212957373c3">  344</a></span>&#160;  __IM  uint16_t DIVL;            </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  };</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#acf981f2780f8c87a17b057128b66186f">  346</a></span>&#160;  __IOM uint16_t CNTH;                uint16_t RESERVED5;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a7a59a18642503c00d61bc13ddca3bf8c">  348</a></span>&#160;  __IM  uint32_t CNT;             </div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3f90eb275c90500033bd5b6a29a58f16">  349</a></span>&#160;  __IOM uint16_t CNTL;            </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  };</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a20cf8da5dfe431bdf5869fcfc743e3fe">  351</a></span>&#160;  __OM  uint16_t ALRH;                uint16_t RESERVED6;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a814a725faa5b6733178f3e0200002ecd">  353</a></span>&#160;  __IM  uint32_t ALR;             </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac75ddfc3b409979f05efc7e4b0839bbb">  354</a></span>&#160;  __OM  uint16_t ALRL;            </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  };</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* ================                      LED                       ================ */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html">  362</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html#ac332e42fcb2950a7af3d63aa4949c22f">  364</a></span>&#160;  __IOM uint32_t CON;             </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html#a392537648e0c050dd6e46a279bd29091">  365</a></span>&#160;  __IOM uint32_t CYC;             </div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html#a47ab8b33774f32742631db48f60deaf9">  366</a></span>&#160;  __IOM uint32_t ECO;             </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html#a071a1c31a1f4fd625cd233e100c51183">  367</a></span>&#160;  __IOM uint32_t SEGH;            </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_l_e_d___type_def.html#ab4979d5dd42b98b74cf5e81480fc88a1">  368</a></span>&#160;  __IOM uint32_t SEGL;            </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="struct_l_e_d___type_def.html">LED_TypeDef</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* ================          Special Function Macro (SFM)          ================ */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html">  375</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;{</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#ac81efc171e9852a36caeb47122bfec5b">  377</a></span>&#160;  __IOM uint32_t CTRL;            </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#ad6f66ed46796520a338eb3c3c198c8f1">  378</a></span>&#160;  __IOM uint32_t DATA;            </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#acbb0b8514294a1b77bd3f918b8c45746">  379</a></span>&#160;  __IM  uint32_t DOUT[8];         </div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#a48483d29ac7511e89a8340bbf19bec4b">  380</a></span>&#160;        uint32_t RESERVED0[6];    </div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#a9b45587e3eab4d5b274b18ddd2a3945f">  381</a></span>&#160;  __IOM uint32_t USBPCON;         </div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#ac67bea2bbea71411049533e508575fbc">  382</a></span>&#160;  __IOM uint32_t USBPSDCSR;       </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_s_f_m___type_def.html#a769dc8b2faef6465436cc53e1ea6683a">  383</a></span>&#160;  __IM  uint32_t USBPSTAT;        </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;} <a class="code" href="struct_s_f_m___type_def.html">SFM_TypeDef</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* ================                 ISO7816 (ISO)                  ================ */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html">  390</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#aa6f1977dd454e73514c9c5649660adc2">  392</a></span>&#160;  __OM  uint32_t TXBUF;         </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a0effe130345aacaafd6470a936579986">  393</a></span>&#160;  __IM  uint32_t RXBUF;         </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#aac37c67a70e5fc1de67393aa86293389">  394</a></span>&#160;  __IOM uint32_t TXDONE;        </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a9280695f9a10e7a51c1e61bb4c9c2837">  395</a></span>&#160;  __IOM uint32_t RXDONE;        </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a2f406b4d9402dde6775bd4294c5c4419">  396</a></span>&#160;  __IOM uint32_t STARTDET;      </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#acc85596b80a9bca25c747791de7fb5a4">  397</a></span>&#160;  __IM  uint32_t CLRTXDONE;     </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a1064b789a36198c975e4f89610edc630">  398</a></span>&#160;  __IM  uint32_t CLRRXDONE;     </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a638b8ed420f8eb07cc7a0450be86f78b">  399</a></span>&#160;  __IM  uint32_t CLRSTART;      </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#aef9c1972d4337050b386e9db0c34388f">  400</a></span>&#160;  __IOM uint32_t TRANSR;        </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#aa9fb1096de4830706e5c5dbc6c1cf2ac">  401</a></span>&#160;  __IOM uint32_t FIFOSR;        </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">  402</a></span>&#160;  __IOM uint32_t IER;           </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#ae1b568b64ea64c19ff2f9fbc0de0b819">  403</a></span>&#160;  __IOM uint32_t MODE;          </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a722a8871a398d28a8da298f7085d27a1">  404</a></span>&#160;  __IOM uint32_t ETU;           </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a42551026d28204e7db8c34819c0c4b5b">  405</a></span>&#160;  __IM  uint32_t RISR;          </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_i_s_o___type_def.html#a40a401ae5f637344e499f9f01fb9cd6e">  406</a></span>&#160;  __IM  uint32_t ISR;           </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;} <a class="code" href="struct_i_s_o___type_def.html">ISO_TypeDef</a>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* ================            Cache Registers (CACHE)             ================ */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html">  413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;{</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a10e4b0d52a1683e587437b67bdf0efc5">  415</a></span>&#160;  __IOM uint32_t CR;            </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;} <a class="code" href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* ================                      FMC                       ================ */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html">  422</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#ac332e42fcb2950a7af3d63aa4949c22f">  424</a></span>&#160;  __IOM uint32_t CON;             </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#a4cda37ba9bc33b2c164f47627f53a629">  425</a></span>&#160;  __IOM uint32_t CRCON;           </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#ae3fce0189cab1eebb2446fbda264eb1e">  426</a></span>&#160;  __IOM uint32_t STAT;            </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#aa4a0a024aa49605a1e78a8b65b98cddd">  427</a></span>&#160;  __OM  uint32_t KEY;             </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#a6be77082ce1487a61447a4762ab02833">  428</a></span>&#160;  __IOM uint32_t ADDR;            </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#ac84e46d43688bcc569d63b1da667e497">  429</a></span>&#160;        uint32_t RESERVED2[2];    </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#aef6ac85e92418e79ab525bd270747f2f">  430</a></span>&#160;  __IM  uint32_t DATA1;           </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#a8d1c79ecb4a3105913f6d993e400c5e1">  431</a></span>&#160;        uint32_t RESERVED3[56];   </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_f_m_c___type_def.html#a60c0fbfde0aad76c1dc78ed29b04657c">  432</a></span>&#160;  __OM  uint32_t BUF[64];         </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="struct_f_m_c___type_def.html">FMC_TypeDef</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* ================                        SYS                     ================ */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html">  439</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a178460de0a395f2bf3cb97e9c0afe240">  441</a></span>&#160;  __IM  uint32_t ID;              </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a37b784ac83a5a8a8ac4b36cdd50cd4cb">  442</a></span>&#160;  __IM  uint32_t MEMSZ;           </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  443</a></span>&#160;        uint32_t <a class="code" href="struct_s_y_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;       </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a81eb0f63d81720ee3318dae202e91093">  444</a></span>&#160;  __IM  uint32_t BTCR;            </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#ae8ef17d34bf12471dea74c558125596b">  445</a></span>&#160;  __IM  uint32_t MEMWEN;          </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a99a0cef9c46d515b490a88e89937563f">  446</a></span>&#160;  __IM  uint32_t SENDEV;          </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a97899959d0309763e8a3152eefb43e55">  447</a></span>&#160;  __IM  uint32_t RSTCR;           </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#aac7cbad6687b436aaabcd57b4d304323">  448</a></span>&#160;  __IM  uint32_t IF4LCK;          </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a806f1cc0ac421b29a84425b4ebe4f5c1">  449</a></span>&#160;  __IM  uint32_t IF5LCK;          </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a0d113a7eb00b1fa9a40b9c72b702fe5a">  450</a></span>&#160;  __IM  uint32_t IF6LCK;          </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a4db261e3cec35fff1a5343d8e4cea178">  451</a></span>&#160;  __IM  uint32_t IF7LCK;          </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">  452</a></span>&#160;        uint32_t RESERVED1[2];    </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_s_y_s___type_def.html#a647bf26fb14142f318a9fe7c2a1f80ea">  453</a></span>&#160;  __IM  uint32_t BTSR;            </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;} <a class="code" href="struct_s_y_s___type_def.html">SYS_TypeDef</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* ================          Cyclic Redundancy Check (CRC)         ================ */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  460</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ae1b568b64ea64c19ff2f9fbc0de0b819">  462</a></span>&#160;  __IOM uint32_t MODE;            </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa8f113ebad9521c8ae0cf9ebd3e451d6">  463</a></span>&#160;  __IOM uint32_t SEED;            </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#acc2bbde0ff828350a266b74d818d9094">  465</a></span>&#160;  __IM uint32_t SUM;              </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a9f1e7cd7214fc8a1b0aa857ce5bbf7e2">  466</a></span>&#160;  __OM uint32_t WR_DATA_WORD;     </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af5d2a5e79f9a744e1e537b4dc1871d46">  467</a></span>&#160;  __OM uint16_t WR_DATA_HALF_WORD;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a6098dfe6176cada55da8a20c035719bc">  468</a></span>&#160;  __OM uint8_t  WR_DATA_BYTE;     </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  };</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* ============== Universal Asyncronous Receiver / Transmitter (UART) ============= */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html">  477</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a6aa5eed162f83db194a15e1234d21f4f">  480</a></span>&#160;  __IM  uint32_t RBR;             </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a38eb14ee0eac2b0471763eb77d298e2e">  481</a></span>&#160;  __OM  uint32_t THR;             </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a888f6e7fe53635021abe6703ff16b726">  482</a></span>&#160;  __IOM uint32_t DLL;             </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  };</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a77072a910d92593996586e374cb6b95c">  485</a></span>&#160;  __IOM uint32_t DLH;             </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">  486</a></span>&#160;  __IOM uint32_t IER;             </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  };</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a1f23ca47f632f4cc8661564ab9b2a177">  489</a></span>&#160;  __IM  uint32_t IIR;             </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aa628b5ef34046cfdcae0e6208ea4b5be">  490</a></span>&#160;  __OM  uint32_t FCR;             </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  };</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a79877e2b5812e4bb4ab3765120a1c6f4">  492</a></span>&#160;  __IOM uint32_t LCR;             </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a5976fe6c9a9ab9dfae506ded37dccbf5">  493</a></span>&#160;  __IOM uint32_t MCR;             </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a7219432d03f6cd1d220f4fe10aef4880">  494</a></span>&#160;  __IM  uint32_t LSR;             </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a6f00b44660e14edc4001646fee79adb5">  495</a></span>&#160;  __IM  uint32_t MSR;             </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#acac65f229cb3fcb5369a0a9e0393b8c0">  496</a></span>&#160;  __IOM uint32_t SCR;             </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#adcc7b8f30c7a37e498de8e602bfb8f55">  497</a></span>&#160;        uint32_t RESERVED0[23];   </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a59826b67b7e709317d2fd8439b02a863">  498</a></span>&#160;  __IM  uint32_t USR;             </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ae586e7503989f8c892bbecab780d56a1">  499</a></span>&#160;  __IM  uint32_t TFL;             </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aa000834ed12d3415d9295f3a37d0ca15">  500</a></span>&#160;  __IM  uint32_t RFL;             </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a6968916b8eb004e2ce98c17e95d24c74">  501</a></span>&#160;  __OM  uint32_t SRR;             </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a925498509073d4c887a21593ef58236d">  502</a></span>&#160;  __IOM uint32_t SRTS;            </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ac3d3ba730bd66cb7e5a50ef486ddbb3c">  503</a></span>&#160;  __IOM uint32_t SBCR;            </div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  504</a></span>&#160;        uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;       </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ad98bd250b607c1fd6692e451071247d2">  505</a></span>&#160;  __IOM uint32_t SFE;             </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a876581802f3737f8b194c48657a13f58">  506</a></span>&#160;  __IOM uint32_t SRT;             </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ada1b44919c87e499cfe266cfa9b7369f">  507</a></span>&#160;  __IOM uint32_t STET;            </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a0b27d1bde3530e58426e301d7eef7e08">  508</a></span>&#160;  __IOM uint32_t HTX;             </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a50d151bbcd7773f6c006e6f7d6df5b09">  509</a></span>&#160;  __OM  uint32_t DMASA;           </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a8b8603b7573b23b95e0c28befdeb5617">  510</a></span>&#160;        uint32_t RESERVED2[5];    </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a822003eca9fd2f51ea4ac08b12f8ba03">  511</a></span>&#160;  __IOM uint32_t DLF;             </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a9d695c204bbd7305cdd23c32dbb80671">  512</a></span>&#160;  __IOM uint32_t RAR;             </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a5e3f79a6ea938cc5b71fd73712536dcc">  513</a></span>&#160;  __IOM uint32_t TAR;             </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ac091a9f6d47284e3fe1b43f2f4c55929">  514</a></span>&#160;  __IOM uint32_t EXTLCR;          </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;} <a class="code" href="struct_u_a_r_t___type_def.html">UART_TypeDef</a>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* ==============        Direct Memory Access Controller (DMAC)       ============= */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html">  521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;{</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#abbec6ba94658dc78accd90e4085baf07">  524</a></span>&#160;    __IOM uint32_t SAR;               uint32_t Undefined_SAR;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a74f2df50e5a5e241767a1d49cc9fcc3b">  525</a></span>&#160;    __IOM uint32_t DAR;               uint32_t Undefined_DAR;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a8be676577db129a84a9a2689519a8502">  526</a></span>&#160;          uint32_t RESERVED0[2];  </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a8b4036ec5c15cc73112eff2545e7a24f">  527</a></span>&#160;    __IOM uint32_t CTLL;          </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a65f0d533ee0469c526f4f6be6e83a38b">  528</a></span>&#160;    __IOM uint32_t CTLH;          </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a005fc2236e87de1efbef0fbd506ab5a1">  529</a></span>&#160;          uint32_t RESERVED1[8];  </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#aeadc7ef4d725183f41de088fb19070fe">  530</a></span>&#160;    __IOM uint32_t CFGL;          </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a5d813c38ecc8e12e182ca4944fdcc2a6">  531</a></span>&#160;    __IOM uint32_t CFGH;          </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ad629404765d07869f2b4d0b1f88f0bf3">  532</a></span>&#160;    __IOM uint32_t SGR;               uint32_t Undefined_SGR;</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ac8b1c279eb7d4486dcc6d811e923f688">  533</a></span>&#160;    __IOM uint32_t DSR;               uint32_t Undefined_DSR;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  } Ch[3];</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#addd46ad8ab6d47ebec4c66230b8241f8">  535</a></span>&#160;        uint32_t RESERVED2[110];  </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a1e13d973c5b1702bac8e24ca439d5a55">  536</a></span>&#160;  __IM  uint32_t RawTfr;              uint32_t Undefined_RawTfr;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a3b8eb5bebef6f9010621b41c1cba290a">  537</a></span>&#160;  __IM  uint32_t RawBlock;            uint32_t Undefined_RawBlock;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a293e45823742b91bb04c24beb9c5275f">  538</a></span>&#160;  __IM  uint32_t RawSrcTran;          uint32_t Undefined_RawSrcTran;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#acfb9d990b30b14dff7b72d4e18cf7059">  539</a></span>&#160;  __IM  uint32_t RawDstTran;          uint32_t Undefined_RawDstTran;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ac62e23d98f8a53b7ee25ddac75b1dc91">  540</a></span>&#160;  __IM  uint32_t RawErr;              uint32_t Undefined_RawErr;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a55fa430c70c22c4252eb3099ae42ebce">  541</a></span>&#160;  __IM  uint32_t StatusTfr;           uint32_t Undefined_StatusTfr;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a11e124715bcdf80a2d5817afe63619d1">  542</a></span>&#160;  __IM  uint32_t StatusBlock;         uint32_t Undefined_StatusBlock;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a1ccd6db31b05a1916d43cc25f1a8b10e">  543</a></span>&#160;  __IM  uint32_t StatusSrcTran;       uint32_t Undefined_StatusSrcTran;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a3ffff678e03e4867935f1aa04bf69302">  544</a></span>&#160;  __IM  uint32_t StatusDstTran;       uint32_t Undefined_StatusDstTran;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a5b34f621fd14e8346f98f65c0568ca00">  545</a></span>&#160;  __IM  uint32_t StatusErr;           uint32_t Undefined_StatusErr;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#aa716bd730e98b7c1c1b5db0f3969617b">  546</a></span>&#160;  __IOM uint32_t MaskTfr;             uint32_t Undefined_MaskTfr;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a9e3f0ba23cb5840885da56d9fcd9767f">  547</a></span>&#160;  __IOM uint32_t MaskBlock;           uint32_t Undefined_MaskBlock;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a371e4270331b631b84efd416bab4bde6">  548</a></span>&#160;  __IOM uint32_t MaskSrcTran;         uint32_t Undefined_MaskSrcTran;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ab99c8365477bce4de6f09828185af01c">  549</a></span>&#160;  __IOM uint32_t MaskDstTran;         uint32_t Undefined_MaskDstTran;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#acebb76fce45d32e19e1280a15f82922c">  550</a></span>&#160;  __IOM uint32_t MaskErr;             uint32_t Undefined_MaskErr;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ae5e979f04a8276efffb78925213dbb2c">  551</a></span>&#160;  __OM  uint32_t ClearTfr;            uint32_t Undefined_ClearTfr;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ad3c26bb207bf859f3a22f6f308d9936b">  552</a></span>&#160;  __OM  uint32_t ClearBlock;          uint32_t Undefined_ClearBlock;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a8e11de775cd84f8488e9d2ce2203ca1f">  553</a></span>&#160;  __OM  uint32_t ClearSrcTran;        uint32_t Undefined_ClearSrcTran;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#aa8fe2eb9c7de99564d50696abaae065b">  554</a></span>&#160;  __OM  uint32_t ClearDstTran;        uint32_t Undefined_ClearDstTran;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a78e8c713f07b9ce93f5aaf9e51bb6c94">  555</a></span>&#160;  __OM  uint32_t ClearErr;            uint32_t Undefined_ClearErr;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a0f6429f6199b3f453f69a1c7589b14e2">  556</a></span>&#160;  __IM  uint32_t StatusInt;           uint32_t Undefined_StatusInt;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a5265f0b7260a39ba8c6884cc5b20d050">  557</a></span>&#160;  __IOM uint32_t ReqSrcReg;           uint32_t Undefined_ReqSrcReg;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#adfb097f2b77a1c6eb4cdf47c80d5b16b">  558</a></span>&#160;  __IOM uint32_t ReqDstReg;           uint32_t Undefined_ReqDstReg;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a6759ea8e16fa64cc2602add6b12b6bdb">  559</a></span>&#160;  __IOM uint32_t SglReqSrcReg;        uint32_t Undefined_SglReqSrcReg;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a1bee6d3a80f85a006189456530b699d5">  560</a></span>&#160;  __IOM uint32_t SglReqDstReg;        uint32_t Undefined_SglReqDstReg;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a03c4e2a9c83f1abf63887692da892dbf">  561</a></span>&#160;  __IOM uint32_t LstSrcReg;           uint32_t Undefined_LstSrcReg;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ae4377c3b3f11cff7f8c7152d744d4698">  562</a></span>&#160;  __IOM uint32_t LstDstReg;           uint32_t Undefined_LstDstReg;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#ac14b3090218f76567322d92432524f3b">  563</a></span>&#160;  __IOM uint32_t DmaCfgReg;           uint32_t Undefined_DmaCfgReg;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_d_m_a_c___type_def.html#a545a65a026d8990b1fbf4a38b6a3b2a8">  564</a></span>&#160;  __IOM uint32_t ChEnReg;             uint32_t Undefined_ChEnReg;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="struct_d_m_a_c___type_def.html">DMAC_TypeDef</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* ==============          Serial Peripheral Interface (SPI)          ============= */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aaf9ef763ed8538f1ac61226ad2a27e9f">  573</a></span>&#160;  __IOM uint32_t CR0;             </div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a560b25d17498f4768655a99f0fa5dfc0">  574</a></span>&#160;  __IOM uint32_t CR1;             </div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab15c6d9781cd1ca4ee10767d70bee963">  575</a></span>&#160;  __IOM uint32_t SPIENR;          </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a631d80b158243524560e650319e07694">  576</a></span>&#160;  __IOM uint32_t MWCR;            </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aff45f07df078f961c1d44221a358c163">  577</a></span>&#160;  __IOM uint32_t SER;             </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0f66d34496854f16246871ef31d48317">  578</a></span>&#160;  __IOM uint32_t BAUDR;           </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ac349277b13113d9b1ccf594958562b37">  579</a></span>&#160;  __IOM uint32_t TXFTLR;          </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#adb4c9691a8d59209092e8f4ec7ff706e">  580</a></span>&#160;  __IOM uint32_t RXFTLR;          </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0f0ba7d7fd94557309bdde66fe46565f">  581</a></span>&#160;  __IM  uint32_t TXFLR;           </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a177403f38132923da74eda10288e0532">  582</a></span>&#160;  __IM  uint32_t RXFLR;           </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ad4231978b53707a784eecc70a72e0a10">  583</a></span>&#160;  __IM  uint32_t SR;              </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">  584</a></span>&#160;  __IOM uint32_t IER;             </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a40a401ae5f637344e499f9f01fb9cd6e">  585</a></span>&#160;  __IM  uint32_t ISR;             </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a42551026d28204e7db8c34819c0c4b5b">  586</a></span>&#160;  __IM  uint32_t RISR;            </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a5f6d8ed1714183ca9113b5bfe52cdc99">  587</a></span>&#160;  __IM  uint32_t TXOICR;          </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ac20ea82e01a64d760bc3355222578742">  588</a></span>&#160;  __IM  uint32_t RXOICR;          </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a7798e6a5f6832213d605406077198471">  589</a></span>&#160;  __IM  uint32_t RXUICR;          </div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ae4ef5fa9687bccadcadf494fa6296cb3">  590</a></span>&#160;  __IM  uint32_t MSTICR;          </div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#acb5bdc752c9d9d04393b14d013856f3a">  591</a></span>&#160;  __IM  uint32_t ICR;             </div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a356effa905b0eb0990bcc08c9f477b99">  592</a></span>&#160;  __IOM uint32_t DMACR;           </div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a6101f612f840f13cdee6c9b4885ebc01">  593</a></span>&#160;  __IOM uint32_t DMATDLR;         </div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa1ca9461e239aa2864313301e4b7eac1">  594</a></span>&#160;  __IOM uint32_t DMARDLR;         </div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a8be676577db129a84a9a2689519a8502">  595</a></span>&#160;        uint32_t RESERVED0[2];    </div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa5f0a8406777165de6c0c3f4cd751610">  596</a></span>&#160;  __IOM uint32_t DR;              </div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aab43ccc57480989c8e6e7f1c36cea4f9">  597</a></span>&#160;        uint32_t RESERVED1[35];   </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#adb34515186091f5f34f5bf4f33dd505d">  598</a></span>&#160;  __IOM uint32_t RX_SAMPLE_DLY;   </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a37d2ed7a370b00beec8d581c0991cf7f">  599</a></span>&#160;  __IOM uint32_t ESPICR;          </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* ==============            Inter-Integrated Circuit (I2C)           ============= */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  606</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;{</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ac332e42fcb2950a7af3d63aa4949c22f">  608</a></span>&#160;  __IOM uint32_t CON;                         </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5e3f79a6ea938cc5b71fd73712536dcc">  609</a></span>&#160;  __IOM uint32_t TAR;                         </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abbec6ba94658dc78accd90e4085baf07">  610</a></span>&#160;  __IOM uint32_t SAR;                         </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae082f0311a05322cd0a2827941c1a78e">  611</a></span>&#160;  __IOM uint32_t HS_MADDR;                    </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae198fb584d597a1a4749e87250109ded">  612</a></span>&#160;  __IOM uint32_t DATA_CMD;                    </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa213266df9748a9fdd0b6c110f883075">  613</a></span>&#160;  __IOM uint32_t SS_SCL_HCNT;                 </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a053a3ee48078f2950d854faa440519ff">  614</a></span>&#160;  __IOM uint32_t SS_SCL_LCNT;                 </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab92586e40869dc8bf89831d82e1d005f">  615</a></span>&#160;  __IOM uint32_t FS_SCL_HCNT;                 </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0684c03e9c7dca217e0a5a2e1f33f4b1">  616</a></span>&#160;  __IOM uint32_t FS_SCL_LCNT;                 </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a59814e1c49aabd02c0a07550d60a46f5">  617</a></span>&#160;  __IOM uint32_t HS_SCL_HCNT;                 </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9ceea81543b9df9c680e59772121269a">  618</a></span>&#160;  __IOM uint32_t HS_SCL_LCNT;                 </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9d85e0219cdc9e69916be948b2ddfdf1">  619</a></span>&#160;  __IM  uint32_t INTR_STAT;                   </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a4acb4e19949d1622373ef31ecc1dd5e8">  620</a></span>&#160;  __IOM uint32_t INTR_MASK;                   </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a364b54c3cfc9562609c53c89f01c41be">  621</a></span>&#160;  __IM  uint32_t RAW_INTR_STAT;               </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a838709f71ed84d9893d98e35664cf6c3">  622</a></span>&#160;  __IOM uint32_t RX_TL;                       </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#acc55113d655e79c7f0a7ec8e68656b6f">  623</a></span>&#160;  __IOM uint32_t TX_TL;                       </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af4dec08296ac422cb7d2f3a4a8034c97">  624</a></span>&#160;  __IM  uint32_t CLR_INTR;                    </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abf5cb7559db6501609dbb0d720c455bd">  625</a></span>&#160;  __IM  uint32_t CLR_RX_UNDER;                </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a447ac0d1916d2cd74f0683b5823f330e">  626</a></span>&#160;  __IM  uint32_t CLR_RX_OVER;                 </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a6ecb9486422a14068af6ff6cd94ef19e">  627</a></span>&#160;  __IM  uint32_t CLR_TX_OVER;                 </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a12cc5f5462960e679e7e7ca4d0417380">  628</a></span>&#160;  __IM  uint32_t CLR_RD_REQ;                  </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ade50db5f0165134b951c9c44daf0e7d2">  629</a></span>&#160;  __IM  uint32_t CLR_TX_ABRT;                 </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a63299570c92c7681fa1efed9bf48e7be">  630</a></span>&#160;  __IM  uint32_t CLR_RX_DONE;                 </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa6d8dc7a43ba51ffb5c03e8f44b1478d">  631</a></span>&#160;  __IM  uint32_t CLR_ACTIVITY;                </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afc8270d2d642b9402ed47dedefab6baf">  632</a></span>&#160;  __IM  uint32_t CLR_STOP_DET;                </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab76f6532a4bf870e3c3c4b505ee53321">  633</a></span>&#160;  __IM  uint32_t CLR_START_DET;               </div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a95d776aa3f144d210cea611d877285bc">  634</a></span>&#160;  __IM  uint32_t CLR_GEN_CALL;                </div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a77f1a78e79a0058a2c5fcc0a042227c7">  635</a></span>&#160;  __IOM uint32_t ENABLE;                      </div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a1b64345d948f4dcb4da09b40463f732c">  636</a></span>&#160;  __IM  uint32_t STATUS;                      </div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0f0ba7d7fd94557309bdde66fe46565f">  637</a></span>&#160;  __IM  uint32_t TXFLR;                       </div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a177403f38132923da74eda10288e0532">  638</a></span>&#160;  __IM  uint32_t RXFLR;                       </div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa09e09148502ab9c84490723f61c9980">  639</a></span>&#160;  __IOM uint32_t SDA_HOLD;                    </div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a179171c9cf95db1486d7cc466f4d70b5">  640</a></span>&#160;  __IM  uint32_t TX_ABRT_SOURCE;              </div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad9c51c17f8780aa65a72d9fa2d3fa667">  641</a></span>&#160;  __IOM uint32_t SLV_DATA_NACK_ONLY;          </div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a258a42c3692e2577b484d7585b10f75b">  642</a></span>&#160;  __IOM uint32_t DMA_CR;                      </div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a79e4f4ca0905a06df734c0c12948ef29">  643</a></span>&#160;  __IOM uint32_t DMA_TDLR;                    </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abaaed474139288373949880384405528">  644</a></span>&#160;  __IOM uint32_t DMA_RDLR;                    </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a976f98891bdbe2c8924aba149fb0d3e6">  645</a></span>&#160;  __IOM uint32_t SDA_SETUP;                   </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a124bd70842fb17cb14a8c07ccde93433">  646</a></span>&#160;  __IOM uint32_t ACK_GENERAL_CALL;            </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7277cf2f745b105eb782c7aca144d32d">  647</a></span>&#160;  __IM  uint32_t ENABLE_STATUS;               </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a6838c7d732177820f6a586feb9d3c401">  648</a></span>&#160;  __IOM uint32_t FS_SPKLEN;                   </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a3a6c33435059c7611dda0702268ad2a7">  649</a></span>&#160;  __IOM uint32_t HS_SPKLEN;                   </div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad1f6e30a5b7d7d11e40a89f268228a11">  650</a></span>&#160;  __IM  uint32_t CLR_RESTART_DET;             </div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab27c150289cc8b96b1c5054cf9f2a869">  651</a></span>&#160;  __IOM uint32_t SCL_STUCK_AT_LOW_TIMEOUT;    </div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#adfc0aa22a69edd308c47053bc29d0416">  652</a></span>&#160;  __IOM uint32_t SDA_STUCK_AT_LOW_TIMEOUT;    </div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abc14f35eca7d505101964f087884b864">  653</a></span>&#160;  __IM  uint32_t CLR_SCL_STUCK_DET;           </div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  654</a></span>&#160;        uint32_t <a class="code" href="struct_i2_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;                   </div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a412023a53933063dc07ec2e225224270">  655</a></span>&#160;  __IOM uint32_t SMBUS_CLK_LOW_SEXT;          </div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a21bf7592ffcc810b935631c2f61bcabc">  656</a></span>&#160;  __IOM uint32_t SMBUS_CLK_LOW_MEXT;          </div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ac600453657381294147101a4e64e3389">  657</a></span>&#160;  __IOM uint32_t SMBUS_THIGH_MAX_IDLE_COUNT;  </div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af3c3927a128212417cf2fa7f0702547b">  658</a></span>&#160;  __IM  uint32_t SMBUS_INTR_STAT;             </div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab71eeca454db679bed10d15435ca3eee">  659</a></span>&#160;  __IOM uint32_t SMBUS_INTR_MASK;             </div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7b14bfb76665672aaa810c2e0903d4ed">  660</a></span>&#160;  __IM  uint32_t SMBUS_RAW_INTR_STAT;         </div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aaed777260659245c3e9b05b7bdf1e9f8">  661</a></span>&#160;  __OM  uint32_t CLR_SMBUS_INTR;              </div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a73e3f2db1aeaf39917bbfe966c1b5f08">  662</a></span>&#160;  __IOM uint32_t OPTIONAL_SAR;                </div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab3e378f2d766a424d5a98a7bd544ad3e">  663</a></span>&#160;  __IOM uint32_t SMBUS_UDID_LSB;              </div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* ================              Inter-IC Sound (I2S)              ================ */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html">  670</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">  672</a></span>&#160;  __IOM uint32_t IER;             </div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a8624a258dda02bad0d6c6c83c893cd8b">  673</a></span>&#160;  __IOM uint32_t IRER;            </div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a82b044bec87ee910727600c0b3eeac75">  674</a></span>&#160;  __IOM uint32_t ITER;            </div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#aa167bd8dbd076c7960f2be17aa07d424">  675</a></span>&#160;  __IOM uint32_t CER;             </div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ad68b5c1f2d9845ef4247cf2d9b041336">  676</a></span>&#160;  __IOM uint32_t CCR;             </div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a29c434bce292f9c8b9b431919d50caa9">  677</a></span>&#160;  __OM  uint32_t RXFFR;           </div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a3ea4b31d8cee3c1905cb9e6fa6d3bf6e">  678</a></span>&#160;  __OM  uint32_t TXFFR;           </div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  679</a></span>&#160;        uint32_t <a class="code" href="struct_i2_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;       </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a0a0474aabe2f04e71f00cfb8c6ee9222">  682</a></span>&#160;    __IM  uint32_t LRBR;          </div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a97393696286fdce411fa7c7684ee7137">  683</a></span>&#160;    __OM  uint32_t LTHR;          </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    };</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a08c95ada76a9043f2d491e4c648cbad7">  686</a></span>&#160;    __IM  uint32_t RRBR;          </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ae424f26ff3f1eaf6db9f382ed7eecdf8">  687</a></span>&#160;    __OM  uint32_t RTHR;          </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    };</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a7415f6566d32c0ee3f5fdbe9239057a0">  689</a></span>&#160;    __IOM uint32_t RER;           </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#aa6530efad3a727fb3cc8f509403b9948">  690</a></span>&#160;    __IOM uint32_t TER;           </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a2d3e3514166bb9faca1c0c55ea602472">  691</a></span>&#160;    __IOM uint32_t RCR;           </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a4111c001c1e56fd3f51d27c5a63b04e6">  692</a></span>&#160;    __IOM uint32_t TCR;           </div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a40a401ae5f637344e499f9f01fb9cd6e">  693</a></span>&#160;    __IM  uint32_t ISR;           </div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a46cb46e2d8781536ac64c0745cbf3c74">  694</a></span>&#160;    __IOM uint32_t IMR;           </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ad69868506dd8b42549caf6a7caae37c3">  695</a></span>&#160;    __IM  uint32_t ROR;           </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a12cc6b35a8a8ae8fe44ea939c705d18a">  696</a></span>&#160;    __IM  uint32_t TOR;           </div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a287101cd6e038d58f58d36c0db94bc8f">  697</a></span>&#160;    __IOM uint32_t RFCR;          </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ab586ce6f838c285384c00499328eb34a">  698</a></span>&#160;    __IOM uint32_t TFCR;          </div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a639472bbd24752cf1552971aee2614cb">  699</a></span>&#160;    __OM  uint32_t RFF;           </div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a4bd3aea41dd230221783450e3ad90d94">  700</a></span>&#160;    __OM  uint32_t TFF;           </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;          uint32_t RESERVED0;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  702</a></span>&#160;          uint32_t <a class="code" href="struct_i2_s___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  } Ch[2];</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        uint32_t RESERVED1[72];   </div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a1a12a73ca75f83cf938404913820e65e">  705</a></span>&#160;  __IM  uint32_t RXDMA;           </div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#afbe30c6d84b379728dadda2b3181b56f">  706</a></span>&#160;  __OM  uint32_t RRXDMA;          </div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a5307f2ea7591f74cf0492640039af781">  707</a></span>&#160;  __OM  uint32_t TXDMA;           </div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_i2_s___type_def.html#a2dd32a962959e6578c5d2afd6faf64d1">  708</a></span>&#160;  __OM  uint32_t RTXDMA;          </div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;} <a class="code" href="struct_i2_s___type_def.html">I2S_TypeDef</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* ==============            Random Number Generator (RNG)            ============= */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html">  715</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#ae7d4475faf94dd12c88ec13ebeba5056">  717</a></span>&#160;  __IM  uint32_t RAND;      </div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#af463986e07cb52401dc51a2c0a7fd713">  718</a></span>&#160;  __IOM uint32_t STOP;      </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;} <a class="code" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* ==============             Universal Serial Bus (USB)              ============= */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html">  725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a726711653b3a6e59274f280c379c9ecd">  727</a></span>&#160;  __IOM uint8_t FADDR;         </div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#af573e1afd75e6201c007a558cbe0f4fe">  728</a></span>&#160;  __IOM uint8_t POWER;         </div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac79819cf4061f846ceb8b81aac65177e">  729</a></span>&#160;  __IM  uint8_t INTRIN;        </div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  730</a></span>&#160;        uint8_t <a class="code" href="struct_u_s_b___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;     </div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5ddd1044002fccfb1d12f188f28239db">  731</a></span>&#160;  __IM  uint8_t INTROUT;       </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aa7f65e25dc47c919b1fb43fc7331523c">  732</a></span>&#160;        uint8_t <a class="code" href="struct_u_s_b___type_def.html#aa7f65e25dc47c919b1fb43fc7331523c">RESERVED1</a>;     </div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#af0b3cdcb8538c512ab0b97eb8e274516">  733</a></span>&#160;  __IM  uint8_t INTRUSB;       </div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a21be7550716d80f0d415aff731c8bf40">  734</a></span>&#160;  __IOM uint8_t INTRINE;       </div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#acfd75aa5652ddc0497f2463cd9bb9465">  735</a></span>&#160;        uint8_t <a class="code" href="struct_u_s_b___type_def.html#acfd75aa5652ddc0497f2463cd9bb9465">RESERVED2</a>;     </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#adcf9c5fdec9674b2385f205bce232097">  736</a></span>&#160;  __IOM uint8_t INTROUTE;      </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a12d193113a7954ea07aa5a2525352f33">  737</a></span>&#160;        uint8_t <a class="code" href="struct_u_s_b___type_def.html#a12d193113a7954ea07aa5a2525352f33">RESERVED3</a>;     </div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac02430690c4c836f23bb943485bb1f94">  738</a></span>&#160;  __IOM uint8_t INTRUSBE;      </div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aab903a917d0c506c9581da27f658eedc">  739</a></span>&#160;  __IM  uint8_t FRAMEL;        </div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a32ff5ca58a57d99ac10ac4d826a2460e">  740</a></span>&#160;  __IM  uint8_t FRAMEH;        </div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a53943e9a77c631bf8660192eb0bf87cb">  741</a></span>&#160;  __IOM uint8_t INDEX;         </div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a8a54377901d2a6915ca0ae9cf250857e">  742</a></span>&#160;        uint8_t <a class="code" href="struct_u_s_b___type_def.html#a8a54377901d2a6915ca0ae9cf250857e">RESERVED4</a>;     </div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2fc87975cf950bb87d5d52918a2d84ca">  744</a></span>&#160;  __IOM uint8_t INMAXP;        </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aa0f22b0331573392c0df086373f9538e">  746</a></span>&#160;  __IOM uint8_t CSR0;          </div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a30450d1e08e820dc500f099b39704ad2">  747</a></span>&#160;  __IOM uint8_t INCSR1;        </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  };</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a8a42dea3c4c669f49dbcb11ebe4b379a">  749</a></span>&#160;  __IOM uint8_t INCSR2;        </div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a671317e363f510f7c0648ff44d07d488">  750</a></span>&#160;  __IOM uint8_t OUTMAXP;       </div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a0527a56b37e03c1e73f2ffab4a57a240">  751</a></span>&#160;  __IOM uint8_t OUTCSR1;       </div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#af69b57f7cb63b67a8bcd3875b3f9730d">  752</a></span>&#160;  __IOM uint8_t OUTCSR2;       </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a57c146281ffbe03382619485e0705c09">  754</a></span>&#160;  __IM  uint8_t COUNT0;        </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a1be0bafa0a212de3d172d0da27e8c7d5">  755</a></span>&#160;  __IM  uint8_t OUTCOUNTL;     </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  };</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#acc8c8edcf181c9ea3d3669760153f46e">  757</a></span>&#160;  __IM  uint8_t OUTCOUNTH;     </div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2f6d0c36675b966916b43497960fb3b7">  758</a></span>&#160;        uint8_t RESERVED5[8];  </div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a8eb35b2c3ea63913c73d82fc4ccfdd94">  760</a></span>&#160;  __IOM uint32_t FIFO[16];        </div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#acc968b76d51641f28ca7eb64d58161b2">  761</a></span>&#160;        uint32_t RESERVED6[104];  </div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a055ac797b427f8e6c9dd6c5f2137c1a4">  763</a></span>&#160;  __IOM uint32_t DMAINTR;         </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2bba65689cdb622289056c71eafe190c">  765</a></span>&#160;    __IOM uint32_t CNTL;          </div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a6be77082ce1487a61447a4762ab02833">  766</a></span>&#160;    __IOM uint32_t ADDR;          </div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a525045352e8de8c651f1b487e7b5cd1f">  767</a></span>&#160;    __IOM uint32_t COUNT;         </div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;          uint32_t RESERVED;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  } DMACH[8];</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;} <a class="code" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* ================       Analog to Digital Converter (ADC)        ================ */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a95fcc7996cf77f1fe70b6ad5bae01549">  778</a></span>&#160;  __IOM uint32_t SR;              </div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a560b25d17498f4768655a99f0fa5dfc0">  779</a></span>&#160;  __IOM uint32_t CR1;             </div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a08aa78fb433292d566a278fa65746dfd">  780</a></span>&#160;  __IOM uint32_t CR2;             </div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a5a496a9e4964c1afef538d4ae4a6e281">  781</a></span>&#160;  __IOM uint32_t SMPR1;           </div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a66766571a21640b696db0e0d6f1b308f">  782</a></span>&#160;  __IOM uint32_t SMPR2;           </div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac748c33eb61fc3daf2518793e9fada7c">  783</a></span>&#160;  __IOM uint32_t JOFR1;           </div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a72afd6ff4a1c8e11f61d7ab2a6a4584d">  784</a></span>&#160;  __IOM uint32_t JOFR2;           </div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae33bc1fc7b962d4c3731587cc65df6bf">  785</a></span>&#160;  __IOM uint32_t JOFR3;           </div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7c528d89675b22a8cd429550670cc175">  786</a></span>&#160;  __IOM uint32_t JOFR4;           </div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a728aa78870c09021d72bb860bc203759">  787</a></span>&#160;  __IOM uint32_t HTR;             </div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a699ce7453c42eeba8cbba44f5b084672">  788</a></span>&#160;  __IOM uint32_t LTR;             </div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a414a611733ca324bb369828926becbd0">  789</a></span>&#160;  __IOM uint32_t SQR1;            </div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac46ee79b934b083b812182a40ffd758b">  790</a></span>&#160;  __IOM uint32_t SQR2;            </div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a380353cc58909d5476df35574c2d7d5f">  791</a></span>&#160;  __IOM uint32_t SQR3;            </div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a75d779ca007cd8af1c679735ed9dc17d">  792</a></span>&#160;  __IOM uint32_t JSQR;            </div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aeadf517cb07e6e12c64af8f9d638bf71">  793</a></span>&#160;  __IOM uint32_t JDR1;            </div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a665ef97f6d4c119a85194539f1486b35">  794</a></span>&#160;  __IOM uint32_t JDR2;            </div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#adb3702afa68305c7b085afa66d7e5bc7">  795</a></span>&#160;  __IOM uint32_t JDR3;            </div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9fe4a00e67bdaeea9df83fb265220277">  796</a></span>&#160;  __IOM uint32_t JDR4;            </div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa5f0a8406777165de6c0c3f4cd751610">  797</a></span>&#160;  __IOM uint32_t DR;              </div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2ea7fe11e48beb8894bf8525fddf0a63">  798</a></span>&#160;  __IOM uint32_t HS;              </div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4f77bfa14b55de4507c333f0c5d2ef5a">  799</a></span>&#160;  __IOM uint32_t CR3;             </div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae027abf8e3d024fb82692e2cf4522aa3">  800</a></span>&#160;  __IOM uint32_t JDMAR;           </div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/* ================                      ANCTL                     ================ */</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html">  807</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;{</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a57e9d282ea43a7bd8524a41e75cad745">  809</a></span>&#160;        uint32_t RESERVED0[7];    </div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a79f3122e772f3ac18567f8b355349d36">  810</a></span>&#160;  __IOM uint32_t BGCR2;           </div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a3fbace6e037136ce066518ee2fade33d">  811</a></span>&#160;        uint32_t RESERVED1[3];    </div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#aba9addac8ad984d07eb47e820dc181e3">  812</a></span>&#160;  __IOM uint32_t MHSIENR;         </div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#afaf0a64e25a045588d1144f158af31a1">  813</a></span>&#160;  __IOM uint32_t MHSISR;          </div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  814</a></span>&#160;        uint32_t <a class="code" href="struct_a_n_c_t_l___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;       </div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a7fa56387e9597f788276f0ca4054f0e7">  815</a></span>&#160;  __IOM uint32_t FHSIENR;         </div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a2cfef9e300dd11b4b7219e13f583fd7e">  816</a></span>&#160;  __IOM uint32_t FHSISR;          </div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#af2b40c5e36a5e861490988275499e158">  817</a></span>&#160;        uint32_t <a class="code" href="struct_a_n_c_t_l___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;       </div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#af6df7daf0e5e2112da5fef37906e165d">  818</a></span>&#160;  __IOM uint32_t LSIENR;          </div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a232f6302933e1063933d55a5f5a57fa1">  819</a></span>&#160;  __IOM uint32_t LSISR;           </div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ae78b5fe006151a28c9973811955488bc">  820</a></span>&#160;  __IOM uint32_t HSECR0;          </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a521918cfdafb9f2f9815d80a614d91f7">  821</a></span>&#160;  __IOM uint32_t HSECR1;          </div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  822</a></span>&#160;        uint32_t <a class="code" href="struct_a_n_c_t_l___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;       </div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ac1ad7aa781880723966fa52673bf0c55">  823</a></span>&#160;  __IOM uint32_t HSESR;           </div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a1427341695585b4e14dc83bd6d7e2cd7">  824</a></span>&#160;        uint32_t RESERVED5[6];    </div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a53acc484a07cd4ad2e3023421423a118">  825</a></span>&#160;  __IOM uint32_t PLLCR;           </div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a332bb30b869406a760b3a7889cf88c00">  826</a></span>&#160;  __IOM uint32_t PLLENR;          </div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a9502abf9307557c3cdc42c158a9c85e7">  827</a></span>&#160;  __IOM uint32_t PLLSR;           </div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a745250eda87132f5861bd482b3dfd5a0">  828</a></span>&#160;  __IOM uint32_t PVDCR;           </div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ac843185220fbcf719ea7833e29380d0d">  829</a></span>&#160;  __IOM uint32_t PVDENR;          </div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a540dca302294444f48c31655a7496a3a">  830</a></span>&#160;        uint32_t <a class="code" href="struct_a_n_c_t_l___type_def.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a>;       </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a0a39471ac5b655ea27934b1860841e42">  831</a></span>&#160;  __IOM uint32_t SARENR;          </div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#aabc12240fa8bf373b5121a73b969d318">  832</a></span>&#160;  __IOM uint32_t USBPCR;          </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ac641e1905d06dfe3702aae2c3cf81796">  833</a></span>&#160;  __IOM uint32_t PORCR;           </div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a597d2779b489930b6be4874aee70d696">  834</a></span>&#160;  __IOM uint32_t CMPACR;          </div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a94a6710095b3d40f8207b1f6cb7539cb">  835</a></span>&#160;  __IOM uint32_t CMPBCR;          </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a20253899eaa7c70a011bc5a546983197">  836</a></span>&#160;  __IOM uint32_t ISR;             </div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#ab5e4679e3f6f65eecb0a8f8515bc7738">  837</a></span>&#160;  __IOM uint32_t IER;             </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a52d186480dc09ac7ddc4f7c30dd7f6dd">  838</a></span>&#160;  __IOM uint32_t ICR;             </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a0814c278a8ad72fbd04e479da66cbee7">  839</a></span>&#160;  __IOM uint32_t CMPASR;          </div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a0b80502f497fd5348fd8a63afb7f1276">  840</a></span>&#160;  __IOM uint32_t CMPBSR;          </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a3473f6923100f07189f98aa85c930bde">  841</a></span>&#160;  __IOM uint32_t DCSSENR;         </div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="struct_a_n_c_t_l___type_def.html#a69560c463061b8eaf98ef240df70b255">  842</a></span>&#160;  __IOM uint32_t DCSSCR;          </div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;} <a class="code" href="struct_a_n_c_t_l___type_def.html">ANCTL_TypeDef</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* ================         Reset and Clock Control (RCC)          ================ */</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;{</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a50dafb1d6bdf661e1451e56beee6b40f">  851</a></span>&#160;  __IOM uint32_t PLLPRE;          </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aa14fe6b52f71b82dab7f0ca22bc22b6c">  852</a></span>&#160;  __IOM uint32_t PLLSRC;          </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5293998e9f6de214d66d946056a774d3">  853</a></span>&#160;  __IOM uint32_t MAINCLKSRC;      </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a00fdcaee47a92622e9316e267c949a5c">  854</a></span>&#160;  __IOM uint32_t MAINCLKUEN;      </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  855</a></span>&#160;        uint32_t <a class="code" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;       </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aabf0de14364d19d9f9e68f3b62f6e10b">  856</a></span>&#160;  __IOM uint32_t USBPRE;          </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1cbfdbd1e331029af5466eed37e17ae8">  857</a></span>&#160;  __IOM uint32_t AHBPRE;          </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a3a3d870654c958ca94fe096c82404ed5">  858</a></span>&#160;  __IOM uint32_t APB1PRE;         </div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a730a73958cef8e788ac3bdbb68505472">  859</a></span>&#160;  __IOM uint32_t APB2PRE;         </div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aebe828cf711cbacd1cc73f8d705f8373">  860</a></span>&#160;  __IOM uint32_t MCLKPRE;         </div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a029a8f889eeb62104fefdd17c929c8c9">  861</a></span>&#160;  __IOM uint32_t I2SPRE;          </div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a85cd76537bf26d0d040f372e2cb9497f">  862</a></span>&#160;  __IOM uint32_t MCLKSRC;         </div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  863</a></span>&#160;        uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;       </div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a11d1e8cd70598b625554c975a614d5ff">  864</a></span>&#160;  __IOM uint32_t USBFIFOCLKSRC;   </div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a71ae87da728d58c672b31e85ff67e48b">  865</a></span>&#160;  __IOM uint32_t MCOSEL;          </div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad917d93e0481919febb7b0373d2124f1">  866</a></span>&#160;  __IOM uint32_t AHBENR0;         </div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab764b69ad253d9ecf6b555297903c5f4">  867</a></span>&#160;  __IOM uint32_t AHBENR1;         </div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab7b8df2fab50050ba0b96fc99df11f8c">  868</a></span>&#160;  __IOM uint32_t AHBENR2;         </div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0a99713bfac5191eb922437297367e41">  869</a></span>&#160;  __IOM uint32_t APB1ENR;         </div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a77fe3227828d1c25257299dfc0d5c2f2">  870</a></span>&#160;  __IOM uint32_t APB2ENR;         </div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#afa70d795ffe61b2e115a24867fe1412f">  871</a></span>&#160;        uint32_t RESERVED2[3];    </div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac3a4cca583dab347382c482066a1bf0c">  872</a></span>&#160;  __IOM uint32_t RNGCLKENR;       </div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac446d57925f0bf73ebdad9b90e98fc6e">  873</a></span>&#160;  __IOM uint32_t PCLKENR;         </div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a98688cbf01be7e62d92cb368a73ca5e5">  874</a></span>&#160;  __IOM uint32_t IWDGCLKENR;      </div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  875</a></span>&#160;        uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;       </div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac1f42f55566be3be614f1ec6370ee2ca">  876</a></span>&#160;  __IOM uint32_t USBCLKENR;       </div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#abfa58a6d8398ff4ee9b44d2234de46d5">  877</a></span>&#160;  __IOM uint32_t I2SCLKENR;       </div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a6b1ec91e99ce507e86ff8e90b71e04e7">  878</a></span>&#160;  __IOM uint32_t SPIS1CLKENR;     </div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ace54dfacf927e8c78e671939411f9e9b">  879</a></span>&#160;  __IOM uint32_t SPIS2CLKENR;     </div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a05133efb959110db3bc21be9218b0299">  880</a></span>&#160;  __IOM uint32_t USBFIFOCLKENR;   </div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0eb05794aeee3b4ed69c8fe54c9be3b">  881</a></span>&#160;        uint32_t RESERVED5[2];    </div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aa483fdecaf16787911606bbe070eab1b">  882</a></span>&#160;  __IOM uint32_t AHBRSTR1;        </div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">  883</a></span>&#160;        uint32_t <a class="code" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a>;       </div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af009fbd1259f71b56de38fda7d52a83c">  884</a></span>&#160;  __IOM uint32_t APB1RSTR;        </div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4fb101a73bd9d44a0aa1e076441b8b4f">  885</a></span>&#160;  __IOM uint32_t APB2RSTR;        </div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a609715cee159355fc73286bac021a11f">  886</a></span>&#160;        uint32_t RESERVED7[8];    </div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ae7d561bab2a4690f1d971fb5dddf9ee1">  887</a></span>&#160;  __IOM uint32_t I2SCLKRSTR;      </div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0181cab006612b0c18e72c734ac9a415">  888</a></span>&#160;        uint32_t RESERVED8[3];    </div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac02ef4a54c78481a25bd9234bf144faa">  889</a></span>&#160;  __IOM uint32_t CLRRSTSTAT;      </div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7ca54fc7a1da0079522b565996f9f80d">  890</a></span>&#160;        uint32_t RESERVED9[2];    </div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aaedbbe6e6d295199469cbf75f40f99e8">  891</a></span>&#160;  __IOM uint32_t BDRSTR;          </div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a18858f761b6962c46dba62185fdd6f49">  892</a></span>&#160;  __IOM uint32_t LSI2RTCENR;      </div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a42e3b2db7a60e584bbc82bf65c0e075d">  893</a></span>&#160;  __IOM uint32_t HSE2RTCENR;      </div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a57d552323802fb4dd0bac95a02e814f0">  894</a></span>&#160;        uint32_t RESERVED10[8];   </div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a201e0ee785697294ce5689ab43025353">  895</a></span>&#160;  __IOM uint32_t RSTSTAT;         </div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/* ================              Power Control (PWR)               ================ */</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  902</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aaf9ef763ed8538f1ac61226ad2a27e9f">  904</a></span>&#160;  __IOM uint32_t CR0;         </div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a3098cf11d0c6196e87e15ddf63b361bb">  905</a></span>&#160;  __OM  uint32_t CR1;         </div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a08aa78fb433292d566a278fa65746dfd">  906</a></span>&#160;  __IOM uint32_t CR2;         </div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  907</a></span>&#160;        uint32_t <a class="code" href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a5a8d3e814f45a73232c0d88abbb1d0bc">  908</a></span>&#160;  __IM  uint32_t SR0;         </div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a48456b9483d6f5ee943ad321ad06f85e">  909</a></span>&#160;  __IM  uint32_t SR1;         </div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a97a0e8ec5fab1556df753a1d950a1090">  910</a></span>&#160;  __IOM uint32_t GPREG0;      </div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a64313947a76329df7e5bfa58bf0dddc2">  911</a></span>&#160;  __IOM uint32_t GPREG1;      </div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ada0323d0bfd6028204b7526c597c057e">  912</a></span>&#160;  __IOM uint32_t CFGR;        </div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  913</a></span>&#160;        uint32_t <a class="code" href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a3180855ad97730fdcde34b1f39bd1153">  914</a></span>&#160;  __OM  uint32_t ANAKEY1;     </div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a03c7acf9b4a3819ac764b0e876a9c85f">  915</a></span>&#160;  __OM  uint32_t ANAKEY2;     </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/* ================               Debug MCU (DBGMCU)               ================ */</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  922</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  924</a></span>&#160;        uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a10e4b0d52a1683e587437b67bdf0efc5">  925</a></span>&#160;  __IOM uint32_t CR;            </div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;} <a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* --------  End of section using anonymous unions and disabling warnings  -------- */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#if   defined (__CC_ARM)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#elif defined (__ICCARM__)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#elif (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">  #pragma clang diagnostic pop</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#elif defined (__GNUC__)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#elif defined (__TMS470__)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#elif defined (__TASKING__)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">  #pragma warning restore</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#elif defined (__CSMC__)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* ================              Peripheral memory map             ================ */</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  954</a></span>&#160;<span class="preprocessor">#define FLASH_BASE                ((uint32_t)0x08000000UL)          </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga05e8f3d2e5868754a7cd88614955aecc">  955</a></span>&#160;<span class="preprocessor">#define SRAM_BASE                 ((uint32_t)0x20000000UL)          </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9171f49478fa86d932f89e78e73b88b0">  956</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE               ((uint32_t)0x40000000UL)          </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3548b6e2f017f39d399358f3ac98454">  958</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE              ((uint32_t)0x22000000UL)          </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaed7efc100877000845c236ccdc9e144a">  959</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE            ((uint32_t)0x42000000UL)          </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x08000)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x10000)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (APB1PERIPH_BASE + 0x0000)    // 4000_0000</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (APB1PERIPH_BASE + 0x0400)    // 4000_0400</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (APB1PERIPH_BASE + 0x0800)    // 4000_0800</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (APB1PERIPH_BASE + 0x0C00)    // 4000_0C00</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB1PERIPH_BASE + 0x1400)    // 4000_1400</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB1PERIPH_BASE + 0x1800)    // 4000_1800</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB1PERIPH_BASE + 0x1C00)    // 4000_1C00</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x2000)    // 4000_2000</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x2400)    // 4000_2400</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x2800)    // 4000_2800</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define QSPI_BASE             (APB1PERIPH_BASE + 0x3000)    // 4000_3000</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define SPIS1_BASE            (APB1PERIPH_BASE + 0x3400)    // 4000_3400</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define UART1_BASE            (APB1PERIPH_BASE + 0x3800)    // 4000_3800</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define ADC_BASE              (APB1PERIPH_BASE + 0x3C00)    // 4000_3C00</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define DMAC1_BASE            (APB1PERIPH_BASE + 0x7C00)    // 4000_7C00</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define UART2_BASE            (APB2PERIPH_BASE + 0x0000)    // 4000_8000</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define UART3_BASE            (APB2PERIPH_BASE + 0x0400)    // 4000_8400</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB2PERIPH_BASE + 0x0800)    // 4000_8800</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB2PERIPH_BASE + 0x0C00)    // 4000_8C00</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define SPIM2_BASE            (APB2PERIPH_BASE + 0x1000)    // 4000_9000</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define SPIS2_BASE            (APB2PERIPH_BASE + 0x1400)    // 4000_9400</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB2PERIPH_BASE + 0x1800)    // 4000_9800</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define I2S_BASE              (APB2PERIPH_BASE + 0x3400)    // 4000_B400</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define RNG_BASE              (APB2PERIPH_BASE + 0x3800)    // 4000_B800</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LED_BASE              (APB2PERIPH_BASE + 0x3C00)    // 4000_BC00</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define DMAC2_BASE            (APB2PERIPH_BASE + 0x7C00)    // 4000_FC00</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define PWR_BASE              (AHBPERIPH_BASE + 0x0000)  // 4001_0000</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define ANCTL_BASE            (AHBPERIPH_BASE + 0x0400)  // 4001_0400</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define IWDG_BASE             (AHBPERIPH_BASE + 0x0800)  // 4001_0800</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x0C00)  // 4001_0C00</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define USB_BASE              (AHBPERIPH_BASE + 0x4000)  // 4001_4000</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x4800)  // 4001_4800</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define SFM_BASE              (AHBPERIPH_BASE + 0x4C00)  // 4001_4C00</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define CACHE_BASE            (AHBPERIPH_BASE + 0x5400)  // 4001_5400</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define RTC_BASE              (AHBPERIPH_BASE + 0x5800)  // 4001_5800</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define BKP_BASE              (AHBPERIPH_BASE + 0x5C00)  // 4001_5C00</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define ISO_BASE              (AHBPERIPH_BASE + 0x6000)  // 4001_6000</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define SYS_BASE              (AHBPERIPH_BASE + 0x6400)  // 4001_6400</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define FMC_BASE              (AHBPERIPH_BASE + 0x7800)  // 4001_7800</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           (0xE0042000UL)  // E004_2000</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* ================             Peripheral declaration             ================ */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define GPIOA                     ((       GPIO_TypeDef *)        GPIOA_BASE)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define GPIOB                     ((       GPIO_TypeDef *)        GPIOB_BASE)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define GPIOC                     ((       GPIO_TypeDef *)        GPIOC_BASE)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define GPIOD                     ((       GPIO_TypeDef *)        GPIOD_BASE)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define AFIO                      ((       AFIO_TypeDef *)         AFIO_BASE)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define EXTI                      ((       EXTI_TypeDef *)         EXTI_BASE)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define TIM1                      ((        TIM_TypeDef *)         TIM1_BASE)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define TIM2                      ((        TIM_TypeDef *)         TIM2_BASE)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define TIM3                      ((        TIM_TypeDef *)         TIM3_BASE)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define TIM4                      ((        TIM_TypeDef *)         TIM4_BASE)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define QSPI                      ((        SPI_TypeDef *)         QSPI_BASE)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define SPIS1                     ((        SPI_TypeDef *)        SPIS1_BASE)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define UART1                     ((       UART_TypeDef *)        UART1_BASE)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define ADC                       ((        ADC_TypeDef *)          ADC_BASE)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define DMAC1                     ((       DMAC_TypeDef *)        DMAC1_BASE)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define UART2                     ((       UART_TypeDef *)        UART2_BASE)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define UART3                     ((       UART_TypeDef *)        UART3_BASE)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define I2C1                      ((        I2C_TypeDef *)         I2C1_BASE)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define I2C2                      ((        I2C_TypeDef *)         I2C2_BASE)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define SPIM2                     ((        SPI_TypeDef *)        SPIM2_BASE)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define SPIS2                     ((        SPI_TypeDef *)        SPIS2_BASE)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define WWDG                      ((       WWDG_TypeDef *)         WWDG_BASE)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define I2S                       ((        I2S_TypeDef *)          I2S_BASE)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define RNG                       ((        RNG_TypeDef *)          RNG_BASE)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LED                       ((        LED_TypeDef *)          LED_BASE)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define DMAC2                     ((       DMAC_TypeDef *)        DMAC2_BASE)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define PWR                       ((        PWR_TypeDef *)          PWR_BASE)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define ANCTL                     ((      ANCTL_TypeDef *)        ANCTL_BASE)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define IWDG                      ((       IWDG_TypeDef *)         IWDG_BASE)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define RCC                       ((        RCC_TypeDef *)          RCC_BASE)</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define USB                       ((        USB_TypeDef *)          USB_BASE)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define CRC                       ((        CRC_TypeDef *)          CRC_BASE)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define SFM                       ((        SFM_TypeDef *)          SFM_BASE)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define CACHE                     ((      CACHE_TypeDef *)        CACHE_BASE)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define RTC                       ((        RTC_TypeDef *)          RTC_BASE)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define BKP                       ((        BKP_TypeDef *)          BKP_BASE)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define ISO                       ((        ISO_TypeDef *)          ISO_BASE)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define SYS                       ((        SYS_TypeDef *)          SYS_BASE)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define FMC                       ((        FMC_TypeDef *)          FMC_BASE)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define DBGMCU                    ((     DBGMCU_TypeDef *)       DBGMCU_BASE)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/*---                                  General-purpose I/Os (GPIO)                                   ---*/</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_MODER register  ******************************/</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos         (0U)</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos         (2U)</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos         (4U)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos         (6U)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos         (8U)</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos         (10U)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos         (12U)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos         (14U)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos         (16U)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos         (18U)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk         (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos        (20U)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos        (22U)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos        (24U)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos        (26U)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos        (28U)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos        (30U)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk        (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_OTYPER register  ******************************/</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0               (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1               (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2               (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3               (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4               (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5               (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6               (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7               (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8               (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9               (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10              (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11              (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12              (0x1U &lt;&lt; 12)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13              (0x1U &lt;&lt; 13)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14              (0x1U &lt;&lt; 14)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15              (0x1U &lt;&lt; 15)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_OSPEEDR register  ******************************/</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Pos        (0U)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Pos        (2U)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Pos        (4U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Pos        (6U)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Pos        (8U)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Pos        (10U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Pos        (12U)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Pos        (14U)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Pos        (16U)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Pos        (18U)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Msk        (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Pos       (20U)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Pos       (22U)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Pos       (24U)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Pos       (26U)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Pos       (28U)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Pos       (30U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Msk       (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_PUPDR register  ******************************/</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos         (0U)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos         (2U)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos         (4U)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos         (6U)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos         (8U)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos         (10U)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos         (12U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos         (14U)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos         (16U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos         (18U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk         (0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos        (20U)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos        (22U)</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos        (24U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos        (26U)</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos        (28U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos        (30U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk        (0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_IDR register  ******************************/</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac7a850e3aa5c1543380ef3ac4136cc11"> 1191</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                 (0x1U &lt;&lt; 0)        </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaba8fd128cd05bfd794c8cdcde0881019"> 1192</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1                 (0x1U &lt;&lt; 1)        </span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae9784fabf7bbd2ebdb5f7e2630234fb4"> 1193</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2                 (0x1U &lt;&lt; 2)        </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0a6d373ac7af05410cfbc4d35d996ca8"> 1194</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3                 (0x1U &lt;&lt; 3)        </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga478dccec7de2abcbd927ed6923ef32c7"> 1195</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4                 (0x1U &lt;&lt; 4)        </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac20a373bc5a5869e3ce5c87a26cc5c26"> 1196</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5                 (0x1U &lt;&lt; 5)        </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9c647c0fa98de3db7abe16149e56b912"> 1197</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6                 (0x1U &lt;&lt; 6)        </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga21781c5e4e74462c4d48b0619f3735f2"> 1198</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7                 (0x1U &lt;&lt; 7)        </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae6cd32d3b32f70f4d0e7a7635fb22969"> 1199</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8                 (0x1U &lt;&lt; 8)        </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c804c5fca2b891e63c691872c440253"> 1200</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9                 (0x1U &lt;&lt; 9)        </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa7d58438899588f2a4eeeb7d1f9607d9"> 1201</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10                (0x1U &lt;&lt; 10)       </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 1202</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11                (0x1U &lt;&lt; 11)       </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga56777a4d0c73a16970b2b7d7ca7dda18"> 1203</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12                (0x1U &lt;&lt; 12)       </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga45d488afaf42e3a447b274f73486ad00"> 1204</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13                (0x1U &lt;&lt; 13)       </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga811118b05ed3aff70264813823a69851"> 1205</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14                (0x1U &lt;&lt; 14)       </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabccccbeaa1672daedf0837b60dfd5b45"> 1206</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15                (0x1U &lt;&lt; 15)       </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for GPIO_ODR register  ******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3fdb4b0764d21e748916ea683a9c2d51"> 1209</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                 (0x1U &lt;&lt; 0)        </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga410ccbcd45e0c2a52f4785bf931f447e"> 1210</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1                 (0x1U &lt;&lt; 1)        </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa7065029983e1d4b3e5d29c39c806fcb"> 1211</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2                 (0x1U &lt;&lt; 2)        </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae76bac33647c09342ce6aa992546f7a2"> 1212</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3                 (0x1U &lt;&lt; 3)        </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafa23bde84b70b480e5348394cee5d8f2"> 1213</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4                 (0x1U &lt;&lt; 4)        </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3a874859723b3e8fe7ce1a68afa9afd"> 1214</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5                 (0x1U &lt;&lt; 5)        </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga00ae0b0c4bc32f9b21b1bc1cea174230"> 1215</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6                 (0x1U &lt;&lt; 6)        </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga12b634cee6d6e10f6cf464e28e164b3c"> 1216</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7                 (0x1U &lt;&lt; 7)        </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9280b6d2fc7b12bd6fe91e82b9feb377"> 1217</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8                 (0x1U &lt;&lt; 8)        </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2ec739eff617930cb7c60ef7aab6ba58"> 1218</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9                 (0x1U &lt;&lt; 9)        </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab32f8a517f25bcae7b60330523ff878a"> 1219</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10                (0x1U &lt;&lt; 10)       </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3133087355e6c2f73db21065f74b8254"> 1220</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11                (0x1U &lt;&lt; 11)       </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0"> 1221</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12                (0x1U &lt;&lt; 12)       </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae15416db0d5f54d03e101d7a84bafd0d"> 1222</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13                (0x1U &lt;&lt; 13)       </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga93c550f614a85b6f7889559010c4f0b3"> 1223</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14                (0x1U &lt;&lt; 14)       </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf788434fb27537f1a3f508b1cedbfbab"> 1224</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15                (0x1U &lt;&lt; 15)       </span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for GPIO_BSRR register  ******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4bdfbe2a618de42c420de923b2f8507d"> 1227</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                 (0x1U &lt;&lt; 0)        </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga316604d9223fee0c0591b58bd42b5f51"> 1228</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                 (0x1U &lt;&lt; 1)        </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacc89617a25217236b94eec1fd93891cb"> 1229</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                 (0x1U &lt;&lt; 2)        </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 1230</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                 (0x1U &lt;&lt; 3)        </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga692f3966c5260fd55f3bb09829f69e75"> 1231</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                 (0x1U &lt;&lt; 4)        </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5ea824455e136eee60ec17f42dabab0b"> 1232</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                 (0x1U &lt;&lt; 5)        </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga69b3333e39824fde00bc36b181de3929"> 1233</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                 (0x1U &lt;&lt; 6)        </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 1234</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                 (0x1U &lt;&lt; 7)        </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c295b6482aa91ef51198e570166f60f"> 1235</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                 (0x1U &lt;&lt; 8)        </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49258fbb201ec8e332b248bbd0370b07"> 1236</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                 (0x1U &lt;&lt; 9)        </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbe42933da56edaa62f89d6fb5093b32"> 1237</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                (0x1U &lt;&lt; 10)       </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga71b06aba868da67827335c823cde772c"> 1238</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                (0x1U &lt;&lt; 11)       </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga34dec3bc91096fccb3339f2d6d181846"> 1239</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                (0x1U &lt;&lt; 12)       </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 1240</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                (0x1U &lt;&lt; 13)       </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 1241</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                (0x1U &lt;&lt; 14)       </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad8427fb5c9074e51fbf27480a6a65a80"> 1242</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                (0x1U &lt;&lt; 15)       </span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga44316fb208a551d63550ab435a65faaf"> 1244</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                 (0x1U &lt;&lt; 16)       </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 1245</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                 (0x1U &lt;&lt; 17)       </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 1246</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                 (0x1U &lt;&lt; 18)       </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf256a26094e33026f7f575f04d0e05c9"> 1247</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                 (0x1U &lt;&lt; 19)       </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac84f66118397bb661ad9edfdd50432f0"> 1248</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                 (0x1U &lt;&lt; 20)       </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga09a777f006ef68641e80110f20117a8d"> 1249</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                 (0x1U &lt;&lt; 21)       </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8695c8bfcc32bda2806805339db1e8ce"> 1250</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                 (0x1U &lt;&lt; 22)       </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaba577e8f2650976f219ad7ad93244f8a"> 1251</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                 (0x1U &lt;&lt; 23)       </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 1252</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                 (0x1U &lt;&lt; 24)       </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa3e0c779115c59cb98e021ede5605df3"> 1253</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                 (0x1U &lt;&lt; 25)       </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga98581ac23be9f4fa003686d2ea523a81"> 1254</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                (0x1U &lt;&lt; 26)       </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacedacd6c3e840a8172269cac3dbb550b"> 1255</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                (0x1U &lt;&lt; 27)       </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4622e78de418b59cd4199928801b6958"> 1256</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                (0x1U &lt;&lt; 28)       </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 1257</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                (0x1U &lt;&lt; 29)       </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 1258</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                (0x1U &lt;&lt; 30)       </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 1259</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                (0x1U &lt;&lt; 31)       </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for GPIO_LCKR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 1262</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                (0x1U &lt;&lt; 0)        </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga627d088ded79e6da761eaa880582372a"> 1263</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                (0x1U &lt;&lt; 1)        </span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 1264</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                (0x1U &lt;&lt; 2)        </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1597c1b50d32ed0229c38811656ba402"> 1265</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                (0x1U &lt;&lt; 3)        </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga723577475747d2405d86b1ab28767cb5"> 1266</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                (0x1U &lt;&lt; 4)        </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7c2446bfe50cbd04617496c30eda6c18"> 1267</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                (0x1U &lt;&lt; 5)        </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 1268</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                (0x1U &lt;&lt; 6)        </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf998da536594af780718084cee0d22a4"> 1269</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                (0x1U &lt;&lt; 7)        </span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab00a81afcf4d92f6f5644724803b7404"> 1270</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                (0x1U &lt;&lt; 8)        </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 1271</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                (0x1U &lt;&lt; 9)        </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaae055f5848967c7929f47e848b2ed812"> 1272</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10               (0x1U &lt;&lt; 10)       </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4de971426a1248621733a9b78ef552ab"> 1273</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11               (0x1U &lt;&lt; 11)       </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga38e8685790aea3fb09194683d1f58508"> 1274</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12               (0x1U &lt;&lt; 12)       </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae0279fa554731160a9115c21d95312a5"> 1275</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13               (0x1U &lt;&lt; 13)       </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 1276</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14               (0x1U &lt;&lt; 14)       </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga47c3114c8cd603d8aee022d0b426bf04"> 1277</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15               (0x1U &lt;&lt; 15)       </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 1278</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                (0x1U &lt;&lt; 16)       </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for GPIO_AFRL register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR0_Pos            (0U)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR0_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR0_Pos)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR1_Pos            (4U)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR1_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR1_Pos)</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR2_Pos            (8U)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR2_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR2_Pos)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR3_Pos            (12U)</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR3_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR3_Pos)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR4_Pos            (16U)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR4_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR4_Pos)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR5_Pos            (20U)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR5_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR5_Pos)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR6_Pos            (24U)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR6_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR6_Pos)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR7_Pos            (28U)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFR7_Msk            (0xFU &lt;&lt; GPIO_AFRL_AFR7_Pos)</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_AFRH register  *******************************/</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR8_Pos            (0U)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR8_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFR8_Pos)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR9_Pos            (4U)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR9_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFR9_Pos)</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR10_Pos           (8U)</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR10_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR10_Pos)</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR11_Pos           (12U)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR11_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR11_Pos)</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR12_Pos           (16U)</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR12_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR12_Pos)</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR13_Pos           (20U)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR13_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR13_Pos)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR14_Pos           (24U)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR14_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR14_Pos)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR15_Pos           (28U)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFR15_Msk           (0xFU &lt;&lt; GPIO_AFRH_AFR15_Pos)</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_SMIT register  *******************************/</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT0               (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT1               (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT2               (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT3               (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT4               (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT5               (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT6               (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT7               (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT8               (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT9               (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT10              (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT11              (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT12              (0x1U &lt;&lt; 12)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT13              (0x1U &lt;&lt; 13)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT14              (0x1U &lt;&lt; 14)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define GPIO_SMIT_SMIT15              (0x1U &lt;&lt; 15)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_CURRENT register  *******************************/</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT0_Pos     (0U)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT0_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT0_Pos)</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT1_Pos     (2U)</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT1_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT1_Pos)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT2_Pos     (4U)</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT2_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT2_Pos)</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT3_Pos     (6U)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT3_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT3_Pos)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT4_Pos     (8U)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT4_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT4_Pos)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT5_Pos     (10U)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT5_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT5_Pos)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT6_Pos     (12U)</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT6_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT6_Pos)</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT7_Pos     (14U)</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT7_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT7_Pos)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT8_Pos     (16U)</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT8_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT8_Pos)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT9_Pos     (18U)</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT9_Msk     (0x3U &lt;&lt; GPIO_CURRENT_CURRENT9_Pos)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT10_Pos    (20U)</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT10_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT10_Pos)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT11_Pos    (22U)</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT11_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT11_Pos)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT12_Pos    (24U)</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT12_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT12_Pos)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT13_Pos    (26U)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT13_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT13_Pos)</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT14_Pos    (28U)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT14_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT14_Pos)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT15_Pos    (30U)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define GPIO_CURRENT_CURRENT15_Msk    (0x3U &lt;&lt; GPIO_CURRENT_CURRENT15_Pos)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/********************************  Bit definition for GPIO_CFGMSK register  *******************************/</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK0           (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK1           (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK2           (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK3           (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK4           (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK5           (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK6           (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK7           (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK8           (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK9           (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK10          (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK11          (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK12          (0x1U &lt;&lt; 12)</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK13          (0x1U &lt;&lt; 13)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK14          (0x1U &lt;&lt; 14)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define GPIO_CFGMSK_CFGMSK15          (0x1U &lt;&lt; 15)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/*---                       Universal Asyncronous Receiver / Transmitter (UART)                      ---*/</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/********************************  Bit definition for UART_IER register  ********************************/</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga985511672e84881512d739eef1aa27b5"> 1393</a></span>&#160;<span class="preprocessor">#define UART_IER_RDAIE              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga24701d55d612816b458cf63fc122f423"> 1394</a></span>&#160;<span class="preprocessor">#define UART_IER_THREIE             (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf0751a7904251f740c8067222e0a9d0e"> 1395</a></span>&#160;<span class="preprocessor">#define UART_IER_RLSIE              (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad7e5d75b004781a8d6e5ec2105988f9f"> 1396</a></span>&#160;<span class="preprocessor">#define UART_IER_MSIE               (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga90d83681322f71fd029e0131d58c14c8"> 1397</a></span>&#160;<span class="preprocessor">#define UART_IER_LSRCLRMD           (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga06756f60fc3b6c588e7fd647fa883d50"> 1398</a></span>&#160;<span class="preprocessor">#define UART_IER_PTIME              (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_IIR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0fd84ff2af957c77ac1a52eeedb24d7a"> 1401</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_Msk          (0xFU)               </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaadb163db480a57d929032c33b3f345a5"> 1402</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_MSI          (0x0U)               </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga81b6e178d4df3c3e5660df6f3bcabfa8"> 1403</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_NONE         (0x1U)               </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafb93160677afbc9c90f7a0baa917a435"> 1404</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_THRE         (0x2U)               </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac646d8f797f3e71e01f4361997fc581b"> 1405</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_RDA          (0x4U)               </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4441660d2a99f6b17a79eafbfb0424dd"> 1406</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_RLS          (0x6U)               </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga349bd2f8eb5302aa57e4c12f60ab7cba"> 1407</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_BUSY         (0x7U)               </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga965ba229214955385f11277549b7ecce"> 1408</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTID_CTI          (0xCU)               </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define UART_IIR_FIFOSE_Pos         (6U)</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define UART_IIR_FIFOSE_Msk         (0x3U &lt;&lt; UART_IIR_FIFOSE_Pos)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/********************************  Bit definition for UART_FCR register  ********************************/</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa6afef67b3d740560c362b0025079a55"> 1414</a></span>&#160;<span class="preprocessor">#define UART_FCR_FIFOE              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b31182b3d034ef5b8ce830caa9647fd"> 1415</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFOR             (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49a356d2b2bc301a4553abe3392b4838"> 1416</a></span>&#160;<span class="preprocessor">#define UART_FCR_XFIFOR             (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="comment">/* This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23a73181898542c53948231621c57759"> 1419</a></span>&#160;<span class="preprocessor">#define UART_FCR_TET_0              (0x0U &lt;&lt; 4)          </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf8c3f48c50b9c64816d3907656efc48a"> 1420</a></span>&#160;<span class="preprocessor">#define UART_FCR_TET_2              (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c0ed56298f122de2ad54ef266791185"> 1421</a></span>&#160;<span class="preprocessor">#define UART_FCR_TET_4              (0x2U &lt;&lt; 4)          </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga75f0c04e6096763c2edb340b104e6bb3"> 1422</a></span>&#160;<span class="preprocessor">#define UART_FCR_TET_8              (0x3U &lt;&lt; 4)          </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="comment">/* This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf04cf38e276ef0d9e563f3224c1b982f"> 1425</a></span>&#160;<span class="preprocessor">#define UART_FCR_RT_1               (0x0U &lt;&lt; 6)          </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabbd2bad6da27bbb6738e06cf669eba7b"> 1426</a></span>&#160;<span class="preprocessor">#define UART_FCR_RT_4               (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2787ed6e3ad3c44eaf3450aab9f73f61"> 1427</a></span>&#160;<span class="preprocessor">#define UART_FCR_RT_8               (0x2U &lt;&lt; 6)          </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f85f69e082c74d7050157dfd3759550"> 1428</a></span>&#160;<span class="preprocessor">#define UART_FCR_RT_14              (0x3U &lt;&lt; 6)          </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_LCR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf457d88b4cbce542d78e42625ea81fb8"> 1432</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_Msk            (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3f71fe72bc23c1e85e78f8725c0bbe3a"> 1433</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_5BIT           (0x0U &lt;&lt; 0)          </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga29c607032acfc4a71385f7749ef400c2"> 1434</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_6BIT           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1e17eb962b1e7d28b768f8df767d3ac"> 1435</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_7BIT           (0x2U &lt;&lt; 0)          </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gada11c02703e28d684ed9342f91d65b18"> 1436</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_8BIT           (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9f8211e88bad0d1eb7ed13a8f3f29fab"> 1438</a></span>&#160;<span class="preprocessor">#define UART_LCR_SBS_Msk            (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga70ccdedb76a079b8e7c87e5c3709469c"> 1439</a></span>&#160;<span class="preprocessor">#define UART_LCR_SBS_1BIT           (0x0U &lt;&lt; 2)          </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d36ad770b49b2354ed5cefbc066b7e2"> 1440</a></span>&#160;<span class="preprocessor">#define UART_LCR_SBS_2BIT           (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">// #define UART_LCR_PE                 (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">// #define UART_LCR_PS_Msk             (0x3U &lt;&lt; 4)          </span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">// #define UART_LCR_PS_ODD             (0x0U &lt;&lt; 4)          </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">// #define UART_LCR_PS_EVEN            (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">// #define UART_LCR_PS_MARK            (0x2U &lt;&lt; 4)          </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">// #define UART_LCR_PS_SPACE           (0x3U &lt;&lt; 4)          </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab7a5871c52640117cc6f05cce67c96ed"> 1450</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_Msk         (0x7U &lt;&lt; 3)          </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga522f0f4a7a5bd4534920b712611cf030"> 1451</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_NONE        (0x0U &lt;&lt; 3)          </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5ef9bdb85d3f5c3823d667190b19bb40"> 1452</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_ODD         (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga48df31af63d9e3a65b13a32880bb0b36"> 1453</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_EVEN        (0x3U &lt;&lt; 3)          </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga635a2baf6f5b22c0a8d134c273b277e2"> 1454</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_MARK        (0x5U &lt;&lt; 3)          </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga456cbc23ed760c6bbbb87e3403ae3bf7"> 1455</a></span>&#160;<span class="preprocessor">#define UART_LCR_PARITY_SPACE       (0x7U &lt;&lt; 3)          </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga44fbfd7564b601441117d29d726db567"> 1458</a></span>&#160;<span class="preprocessor">#define UART_LCR_BC                 (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac2e0b56a5909d564e6fea1aee2aa6dc4"> 1459</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB               (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_MCR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf3d8e37fba0e8d8c33318645f2c7a1c5"> 1463</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS                (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7e180047b3e3781f0bb69c486c6ef990"> 1464</a></span>&#160;<span class="preprocessor">#define UART_MCR_LB                 (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadcacd3846869779d6df62cf82ae8db6f"> 1465</a></span>&#160;<span class="preprocessor">#define UART_MCR_AFCE               (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga647bf7e2aa6102ec7ffe57090352df10"> 1466</a></span>&#160;<span class="preprocessor">#define UART_MCR_SIRE               (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_LSR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8cc7d49fde8f2b393a398e6ebf1fbc00"> 1469</a></span>&#160;<span class="preprocessor">#define UART_LSR_DR                 (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga85c4312a700f6033bf0a075ae41de57c"> 1470</a></span>&#160;<span class="preprocessor">#define UART_LSR_OE                 (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3ae0ee26be22b855aa08d68a2801d3d2"> 1471</a></span>&#160;<span class="preprocessor">#define UART_LSR_PE                 (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga18b1661d7c37ab40c9310311dd4f647d"> 1472</a></span>&#160;<span class="preprocessor">#define UART_LSR_FE                 (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaca4bb43e62c7085534b67576e1ddbeb"> 1473</a></span>&#160;<span class="preprocessor">#define UART_LSR_BI                 (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae05118527ef8873b9d7b1b0be0153019"> 1474</a></span>&#160;<span class="preprocessor">#define UART_LSR_THRE               (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb3f8bb82f0a253700fdb88d8c609710"> 1475</a></span>&#160;<span class="preprocessor">#define UART_LSR_TEMT               (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4a0ebbc43bbb510b85944464e2886ae5"> 1476</a></span>&#160;<span class="preprocessor">#define UART_LSR_RFE                (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad4c153faf0ef9c61a213c4cccca57b3f"> 1477</a></span>&#160;<span class="preprocessor">#define UART_LSR_ADDR_RCVD          (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_MSR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4731ddf07e67b03eeb268834757f0195"> 1480</a></span>&#160;<span class="preprocessor">#define UART_MSR_DCTS               (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2cd867126cafb765b3d690e10f79b4c0"> 1481</a></span>&#160;<span class="preprocessor">#define UART_MSR_CTS                (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_USR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeb09f1fc7ca7229014d0bf33e6710f63"> 1484</a></span>&#160;<span class="preprocessor">#define UART_USR_BUSY               (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga503d37561de98034cc21d00e424cf91a"> 1485</a></span>&#160;<span class="preprocessor">#define UART_USR_TFNF               (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga684d30192028d0ebbc34166f1f625d0d"> 1486</a></span>&#160;<span class="preprocessor">#define UART_USR_TFE                (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0cd74620654e352faa39ba95a472d9fc"> 1487</a></span>&#160;<span class="preprocessor">#define UART_USR_RFNE               (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9335438f0d9b5e7af901bc822ce0078b"> 1488</a></span>&#160;<span class="preprocessor">#define UART_USR_RFF                (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_TFL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">/********************************  Bit definition for UART_RFL register  ********************************/</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/********************************  Bit definition for UART_SRR register  ********************************/</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga66b4b8e216c244e620b5bd4cf780eac1"> 1494</a></span>&#160;<span class="preprocessor">#define UART_SRR_UR                 (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga70616f5645c765f0d42b52e0f385a44b"> 1495</a></span>&#160;<span class="preprocessor">#define UART_SRR_RFR                (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaee224bb8207696350749152e68def7ce"> 1496</a></span>&#160;<span class="preprocessor">#define UART_SRR_XFR                (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_SRTS register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga55f0a7ec95787569827e8be8e8615ce9"> 1499</a></span>&#160;<span class="preprocessor">#define UART_SRTS_SRTS              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_SBCR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga611dab18ed445d0330448efa8b0aa78e"> 1502</a></span>&#160;<span class="preprocessor">#define UART_SBCR_SBCB              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_SDMAM register  ******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafba14f74d91d5a9c67519797f4f39db7"> 1505</a></span>&#160;<span class="preprocessor">#define UART_SDMAM_SDMAM            (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_SFE register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga191f248ddc2eec7890afb30adf84baf9"> 1508</a></span>&#160;<span class="preprocessor">#define UART_SFE_SFE                (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_SRT register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/* Shadow RCVR Trigger. This is a shadow register for the RCVR trigger bits (FCR[7:6]). */</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga799f7d74062c91f292704c4620c91b52"> 1512</a></span>&#160;<span class="preprocessor">#define UART_SRT_LEV0               (0x0U)               </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3fa28d0daec2b0d73ff8172d14c9dd69"> 1513</a></span>&#160;<span class="preprocessor">#define UART_SRT_LEV1               (0x1U)               </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga75196824d7e09f134c39917a4f5ef331"> 1514</a></span>&#160;<span class="preprocessor">#define UART_SRT_LEV2               (0x2U)               </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7c1e710c54cae80355b6c2689635b7c9"> 1515</a></span>&#160;<span class="preprocessor">#define UART_SRT_LEV3               (0x3U)               </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_STET register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/* Shadow TX Empty Trigger. This is a shadow register for the TX empty trigger bits (FCR[5:4]). */</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa98e5f9f98bfd3b41af33a2319f5801b"> 1519</a></span>&#160;<span class="preprocessor">#define UART_STET_LEV0              (0x0U)               </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b4e01a5319e29b306bb40de2d561086"> 1520</a></span>&#160;<span class="preprocessor">#define UART_STET_LEV1              (0x1U)               </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga422a3a2f681fcf276d40f685024bbde5"> 1521</a></span>&#160;<span class="preprocessor">#define UART_STET_LEV2              (0x2U)               </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga89af675435221a533b94432cd2825cec"> 1522</a></span>&#160;<span class="preprocessor">#define UART_STET_LEV3              (0x3U)               </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_HTX register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0d78915ea88b75b5094c6699c810b07d"> 1525</a></span>&#160;<span class="preprocessor">#define UART_HTX_HTX                (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_DMASA register  ******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga42e79728ff27e6e86d3e05be8e5a4f6c"> 1528</a></span>&#160;<span class="preprocessor">#define UART_DMASA                  (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for UART_EXTLCR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2f2418b8c5950ca847dfe5754b2c5a3a"> 1531</a></span>&#160;<span class="preprocessor">#define UART_EXTLCR_WLS_E           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2879dc37f60b6295005045ab2e7875c4"> 1532</a></span>&#160;<span class="preprocessor">#define UART_EXTLCR_ADDR_MATCH      (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0426f3816496202038d46a06380982c7"> 1533</a></span>&#160;<span class="preprocessor">#define UART_EXTLCR_SEND_ADDR       (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7d665a9ec9dc9917bbea7f964880e741"> 1534</a></span>&#160;<span class="preprocessor">#define UART_EXTLCR_TRANSMIT_MODE   (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/*---                                 Cyclic Redundancy Check (CRC)                                  ---*/</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/********************************  Bit definition for CRC_MODE register  ********************************/</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga20efed199ed7d71e2810d186251301b2"> 1543</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CRC_POLY_Msk     (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga806e073f7465345675cb8e8d9f1b088b"> 1544</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CRC_POLY_CRC8    (0x0U &lt;&lt; 0)          </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac4ef248258bb6f4613836cb4fbd0da0d"> 1545</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CRC_POLY_CCITT   (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0c936d2f23a6afe569fa9a44fbb84e05"> 1546</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CRC_POLY_CRC16   (0x2U &lt;&lt; 0)          </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf82ec593e0ad4f16c1e97c82c9efebd8"> 1547</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CRC_POLY_CRC32   (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga62ba8d139775dbc85742a34ec4dde42d"> 1549</a></span>&#160;<span class="preprocessor">#define CRC_MODE_BIT_RVS_WR       (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4f514e7121564dd98aae443f0ec49cc1"> 1550</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CMPL_WR          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga92afdabd3bbc662162d6e4a3fd4cda0a"> 1551</a></span>&#160;<span class="preprocessor">#define CRC_MODE_BIT_RVS_SUM      (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad6a3ec4c70562f787c59414c74e37382"> 1552</a></span>&#160;<span class="preprocessor">#define CRC_MODE_CMPL_SUM         (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaddd884c7e023e44e4bf5dfc717fcf2d8"> 1553</a></span>&#160;<span class="preprocessor">#define CRC_MODE_SEED_OP          (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8cbf8ad52bc242c09388302bb77a3ddb"> 1554</a></span>&#160;<span class="preprocessor">#define CRC_MODE_SEED_SET         (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/*---                                 Special Function Macro (SFM)                                   ---*/</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">/********************************  Bit definition for SFM_CTRL register  ********************************/</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga35cbc76b54a6e9ea90d679fa1a01b223"> 1562</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_Msk     (0x7U &lt;&lt; 0)          </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4eb8900d98238ce3f0b8566251d4dd50"> 1563</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_1       (0x0U &lt;&lt; 0)          </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga68e6aa8a1b335ef9eba44d7bcd33351d"> 1564</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_2       (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga97074de53ea72cfa0f47a411ab1308f0"> 1565</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_3       (0x2U &lt;&lt; 0)          </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafe7210fea5450bd5c5b8290d92989ec6"> 1566</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_4       (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga93d5d37196b5924d0b17834786459a0a"> 1567</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_5       (0x4U &lt;&lt; 0)          </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga197d560aae753c787fab35ea4095a468"> 1568</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_6       (0x5U &lt;&lt; 0)          </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga84c455820b8d83526a4c79d24817dd31"> 1569</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_7       (0x6U &lt;&lt; 0)          </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga64625ed41361500b21ba3d031a392382"> 1570</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_RATE_8       (0x7U &lt;&lt; 0)          </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacaa6de28775a2754e181de15857be9b8"> 1572</a></span>&#160;<span class="preprocessor">#define SFM_CTRL_EXP_EN           (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for SFM_USBPSDCSR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga246a5cfcd0b4a82b4df77fcc047913f1"> 1575</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_SE0F        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0535ca73144097e78936d086f00682d3"> 1576</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_JSTATF      (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e0a55470ab8def2c73f880c9495e992"> 1577</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_KSTATF      (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0c8af86278c0ca9b2ba3518a7fc201e1"> 1578</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_SE1F        (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7be26e7c7641464228751385c820945a"> 1580</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_SE0EN       (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0c1ea33106df13a5d40ed6da9b38853d"> 1581</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_JSTATEN     (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf98d3e36f79fa5841c95c6ee2418d9e4"> 1582</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_KSTATEN     (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3e2026fb296bf0c86a4a3e66ac761914"> 1583</a></span>&#160;<span class="preprocessor">#define SFM_USBPSDCSR_SE1EN       (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">/*---                             Direct Memory Access Controller (DMAC)                             ---*/</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">/*******************************  Bit definition for DMAC_CTLLx register  *******************************/</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf06f16dfa4ff53a3d8884fbef5b0e887"> 1591</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_INT_EN               (0x1U &lt;&lt; 0)               </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacac2696d7586599ae0e98c9f04e4d4d0"> 1593</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DST_TR_WIDTH_Msk     (0x7U &lt;&lt; 1)               </span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4e38773bc9756bc8f85d5550dd754a91"> 1594</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DST_TR_WIDTH_8       (0x0U &lt;&lt; 1)               </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabbd5b55676d3a3ea6f4f4dda9cad06fc"> 1595</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DST_TR_WIDTH_16      (0x1U &lt;&lt; 1)               </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gace53ea6624b8325b86f2519c66e317d4"> 1596</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DST_TR_WIDTH_32      (0x2U &lt;&lt; 1)               </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac2641b4e8a55e6d53182478c0946a938"> 1598</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_TR_WIDTH_Msk     (0x7U &lt;&lt; 4)               </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaff61e3a9e8d6ff7461fc0fa04ea7510e"> 1599</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_TR_WIDTH_8       (0x0U &lt;&lt; 4)               </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaacb79a85bdc02c9518fd534a08c30c7c"> 1600</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_TR_WIDTH_16      (0x1U &lt;&lt; 4)               </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1723e6d953bc9b92e4a31f459bc4498e"> 1601</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_TR_WIDTH_32      (0x2U &lt;&lt; 4)               </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga72a8fec6a079768d949a7fe3984bde27"> 1603</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DINC_Msk             (0x3U &lt;&lt; 7)               </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3b32287a82a5383a8f01ef9bcb49e741"> 1604</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DINC_INC             (0x0U &lt;&lt; 7)               </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga81fd0ec0199e5690f4cb8290be949a31"> 1605</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DINC_DEC             (0x1U &lt;&lt; 7)               </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabc7db213ac0762a5e67318e2751b8787"> 1606</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DINC_NO              (0x2U &lt;&lt; 7)               </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacf1c300673389e6a9e5160d8ed96916a"> 1608</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SINC_Msk             (0x3U &lt;&lt; 9)               </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae3064d64a6aebbe3f74832a69caa0e88"> 1609</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SINC_INC             (0x0U &lt;&lt; 9)               </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9f6b3094500cab4c4dcc3550739db869"> 1610</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SINC_DEC             (0x1U &lt;&lt; 9)               </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1bc9c048709127467b50a95dd08a50f5"> 1611</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SINC_NO              (0x2U &lt;&lt; 9)               </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac22891210ddf609e57467c48ac72f363"> 1613</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_Msk       (0x7U &lt;&lt; 11)              </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a2f24b37c2049360ad24b59d4265320"> 1614</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_1         (0x0U &lt;&lt; 11)              </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac0e8e6e1d527e39445b02e394bd1f78f"> 1615</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_4         (0x1U &lt;&lt; 11)              </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f787a014448fc444fcc2f82d13d4dd1"> 1616</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_8         (0x2U &lt;&lt; 11)              </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad7fa2343ca27daa668e9e8ae301cc9fb"> 1617</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_16        (0x3U &lt;&lt; 11)              </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaac0f49e16aa2f72b13916e5d111acfc2"> 1618</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_32        (0x4U &lt;&lt; 11)              </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafdd9756bed1e9a3c00c370f0d019a679"> 1619</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_64        (0x5U &lt;&lt; 11)              </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga30b19edf7349736ed69b7e9f85caad81"> 1620</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_128       (0x6U &lt;&lt; 11)              </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafe81b191b66787c041ed69b14d96da76"> 1621</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DEST_MSIZE_256       (0x7U &lt;&lt; 11)              </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga77b7f860802059079274da909d62851e"> 1623</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_Msk        (0x7U &lt;&lt; 14)              </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15ed3448c82079db5907f13a62694eb6"> 1624</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_1          (0x0U &lt;&lt; 14)              </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1839fcbc1654c835a395b577c64fafdb"> 1625</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_4          (0x1U &lt;&lt; 14)              </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b5fcb0a2437b04d67f6f4bf3bdede22"> 1626</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_8          (0x2U &lt;&lt; 14)              </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6c6df867c2abfba1553ca765bc3991f3"> 1627</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_16         (0x3U &lt;&lt; 14)              </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1bb8541e2c4c9fa24c5307eedc952bb"> 1628</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_32         (0x4U &lt;&lt; 14)              </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga884a5e016052a6d2d4b417976e0a40bd"> 1629</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_64         (0x5U &lt;&lt; 14)              </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2a0c7ecc19ea271906b371f5e546be24"> 1630</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_128        (0x6U &lt;&lt; 14)              </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga219ad5e075dbe5dfd1ca098a028cf905"> 1631</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_MSIZE_256        (0x7U &lt;&lt; 14)              </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5679f71db6c32ea9906d56b44b0f6b80"> 1633</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_SRC_GATHER_EN        (0x1U &lt;&lt; 17)              </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga18cb46d85ffdebe6f3e1fa1f14ccf727"> 1634</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_DST_SCATTER_EN       (0x1U &lt;&lt; 18)              </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga01cc11f1e62d6a577e04f6053f37f390"> 1636</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_Msk              (0x7U &lt;&lt; 20)              </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga80d7e6dcff5406302fe499e0ff0dad93"> 1637</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_M2M_DMAC         (0x0U &lt;&lt; 20)              </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga514814bcbc9286d286b67e873e688b25"> 1638</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_M2P_DMAC         (0x1U &lt;&lt; 20)              </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0cb7b257171685165ae8902564bff43a"> 1639</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_P2M_DMAC         (0x2U &lt;&lt; 20)              </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga243b269c53b33ab2f12a476730dcb6fe"> 1640</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_P2P_DMAC         (0x3U &lt;&lt; 20)              </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga427dc812828f434687c1942bcaf13c90"> 1641</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_P2M_PERIPH       (0x4U &lt;&lt; 20)              </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga92fc2cd6104aeb9093b45264ca554481"> 1642</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_P2P_SRC_PERIPH   (0x5U &lt;&lt; 20)              </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7753a7cbe3cbd2bc6b5e7614ff49dbb0"> 1643</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_M2P_PERIPH       (0x6U &lt;&lt; 20)              </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0ae827a83794de66b9a43ef0d1199e58"> 1644</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_TT_FC_P2P_DST_PERIPH   (0x7U &lt;&lt; 20)              </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae093a74db0002fed9b1d577e554077c5"> 1646</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_LLP_DST_EN           (0x1U &lt;&lt; 27)              </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1071a010fda64899f4eaa129bcbe61d7"> 1647</a></span>&#160;<span class="preprocessor">#define DMAC_CTLL_LLP_SRC_EN           (0x1U &lt;&lt; 28)              </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************  Bit definition for DMAC_CTLHx register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49eb6ec77b54f1c0c493ec950b5eca41"> 1650</a></span>&#160;<span class="preprocessor">#define DMAC_CTLH_BLOCK_TS_Msk         (0xFFFU)                  </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac9f5ffa947b78d51a25b49472d5ca44b"> 1651</a></span>&#160;<span class="preprocessor">#define DMAC_CTLH_DONE                 (0x1U &lt;&lt; 12)              </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************  Bit definition for DMAC_CFGLx register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac26ec81088a0f3f3af2f14f0443494dd"> 1657</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_CH_PRIOR_Msk        (0x7U &lt;&lt; 5)                </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadc01bfeebe06a6ceff6d294f4c74414b"> 1658</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_CH_SUSP             (0x1U &lt;&lt; 8)                </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7c42d792cb681e75088871e1adfc6e70"> 1659</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_FIFO_EMPTY          (0x1U &lt;&lt; 9)                </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeeeb043edab0a80c5e58a16b41068dde"> 1660</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_HS_SEL_DST          (0x1U &lt;&lt; 10)               </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1eeafcec905415a1cd025d0721699641"> 1661</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_HS_SEL_SRC          (0x1U &lt;&lt; 11)               </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa66058e8edda10bc079120de8bf3a87a"> 1663</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_DST_HS_POL          (0x1U &lt;&lt; 18)               </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0c5b76f8256241518d7ca23cdf317887"> 1664</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_SRC_HS_POL          (0x1U &lt;&lt; 19)               </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga885e60eb583dad965928f25991e52d54"> 1666</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_RELOAD_SRC          (0x1U &lt;&lt; 30)               </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2446a142f0558a6afcc458c5ad1eaabe"> 1667</a></span>&#160;<span class="preprocessor">#define DMAC_CFGL_RELOAD_DST          (0x1U &lt;&lt; 31)               </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************  Bit definition for DMAC_CFGHx register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9ac4311ec102c9010c15a2e122ce74d3"> 1671</a></span>&#160;<span class="preprocessor">#define DMAC_CFGH_FIFO_MODE           (0x1U &lt;&lt; 1)                </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf36a32e1dae643491f214e7449a8f931"> 1672</a></span>&#160;<span class="preprocessor">#define DMAC_CFGH_DS_UPD_EN           (0x1U &lt;&lt; 5)                </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaba541cbab8e61e25a3de50723ab2d88b"> 1673</a></span>&#160;<span class="preprocessor">#define DMAC_CFGH_SS_UPD_EN           (0x1U &lt;&lt; 6)                </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6c0b290eb6ecdb0b874ac14ac838142e"> 1675</a></span>&#160;<span class="preprocessor">#define DMAC_CFGH_SRC_PER_Msk         (0xFU &lt;&lt; 7)                </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac434b280154d641cb8f29d21164b518e"> 1676</a></span>&#160;<span class="preprocessor">#define DMAC_CFGH_DEST_PER_Msk        (0xFU &lt;&lt; 11)               </span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/*---                                 Inter-Integrated Circuit (I2C)                                 ---*/</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CON register *******************************/</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1251ea163db441d67604b7cdbb397a85"> 1684</a></span>&#160;<span class="preprocessor">#define I2C_CON_MASTER_MODE                   (0x1U &lt;&lt; 0)                </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaed617bd9da52ef54134943b094e948bc"> 1686</a></span>&#160;<span class="preprocessor">#define I2C_CON_SPEED_Msk                     (0x3U &lt;&lt; 1)                </span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga549a5e985dce9bcbea6a2ff75e3c690b"> 1687</a></span>&#160;<span class="preprocessor">#define I2C_CON_SPEED_STANDARD                (0x1U &lt;&lt; 1)                </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa4a18b180609a9bba918df54bf40d6ed"> 1688</a></span>&#160;<span class="preprocessor">#define I2C_CON_SPEED_FAST                    (0x2U &lt;&lt; 1)                </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf03b5dfb70bc7bc85967d4ab08ffd5b9"> 1689</a></span>&#160;<span class="preprocessor">#define I2C_CON_SPEED_HIGH                    (0x3U &lt;&lt; 1)                </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa699e9f726ac2c85ec50e4545418b611"> 1691</a></span>&#160;<span class="preprocessor">#define I2C_CON_10BITADDR_SLAVE               (0x1U &lt;&lt; 3)                </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga919b65183b01be5f5b0b1879397a2467"> 1692</a></span>&#160;<span class="preprocessor">#define I2C_CON_10BITADDR_MASTER              (0x1U &lt;&lt; 4)                </span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26cb630db51afe97d7a2be031ce14c55"> 1693</a></span>&#160;<span class="preprocessor">#define I2C_CON_RESTART_EN                    (0x1U &lt;&lt; 5)                </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga96bae5de01592983b686d388d71ac62f"> 1694</a></span>&#160;<span class="preprocessor">#define I2C_CON_SLAVE_DISABLE                 (0x1U &lt;&lt; 6)                </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga56daef4ea91450bc2392874d2082ab8e"> 1695</a></span>&#160;<span class="preprocessor">#define I2C_CON_STOP_DET_IFADDRESSED          (0x1U &lt;&lt; 7)                </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga914ea3984eec1860c7be1c38e2f4040a"> 1696</a></span>&#160;<span class="preprocessor">#define I2C_CON_TX_EMPTY_CTRL                 (0x1U &lt;&lt; 8)                </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga056ae73521b419ddbb22ced75ad4c428"> 1697</a></span>&#160;<span class="preprocessor">#define I2C_CON_RX_FIFO_FULL_HLD_CTRL         (0x1U &lt;&lt; 9)                </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad2008a8695c5c627fa5afd11dd5754aa"> 1698</a></span>&#160;<span class="preprocessor">#define I2C_CON_STOP_DET_IF_MASTER_ACTIVE     (0x1U &lt;&lt; 10)               </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7228352106012cb8dc918cc68f067917"> 1699</a></span>&#160;<span class="preprocessor">#define I2C_CON_BUS_CLEAR_FEATURE_CTRL        (0x1U &lt;&lt; 11)               </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade451ec82beef96b73881e37a2a3bf82"> 1700</a></span>&#160;<span class="preprocessor">#define I2C_CON_OPTIONAL_SAR_CTRL             (0x1U &lt;&lt; 16)               </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga680e4e3b15514bd9abaa0dea04e8c510"> 1701</a></span>&#160;<span class="preprocessor">#define I2C_CON_SMBUS_SLAVE_QUICK_EN          (0x1U &lt;&lt; 17)               </span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga76e91ac8b45dc4acc6315ce65a30ca32"> 1702</a></span>&#160;<span class="preprocessor">#define I2C_CON_SMBUS_ARP_EN                  (0x1U &lt;&lt; 18)               </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga83abaa49189cff825afdc1f98c73c571"> 1703</a></span>&#160;<span class="preprocessor">#define I2C_CON_SMBUS_PERSISTANT_SLV_ADDR_EN  (0x1U &lt;&lt; 19)               </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_TAR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac7bae8f68dbccd75e51561454a48e8a6"> 1706</a></span>&#160;<span class="preprocessor">#define I2C_TAR_TAR_Msk                       (0x3FFU)                   </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga154667130dc6552253200ad6f28b527f"> 1707</a></span>&#160;<span class="preprocessor">#define I2C_TAR_GC_OR_START                   (0x1U &lt;&lt; 10)               </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf529858f9152855bbd3e5ebd84e71106"> 1708</a></span>&#160;<span class="preprocessor">#define I2C_TAR_SPECIAL                       (0x1U &lt;&lt; 11)               </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga157aab2f84ce689c44f7e7a014eea38e"> 1709</a></span>&#160;<span class="preprocessor">#define I2C_TAR_10BITADDR_MASTER              (0x1U &lt;&lt; 12)               </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga67267191bc6ec2a2a8d3d6e00096a37b"> 1710</a></span>&#160;<span class="preprocessor">#define I2C_TAR_DEVICE_ID                     (0x1U &lt;&lt; 13)               </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f83371d81a2739714c588347712275f"> 1711</a></span>&#160;<span class="preprocessor">#define I2C_TAR_SMBUS_QUICK_CMD               (0x1U &lt;&lt; 16)               </span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_SAR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">/******************************    Bit definition for I2C_HS_MADDR register   *******************************/</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">/******************************    Bit definition for I2C_DATA_CMD register   *******************************/</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf803cd5b68944fad870755a94171c95a"> 1717</a></span>&#160;<span class="preprocessor">#define I2C_DATA_CMD_DAT_Msk                  (0xFFU)                    </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga578d9a15846eb9447acc4ce853712c44"> 1719</a></span>&#160;<span class="preprocessor">#define I2C_DATA_CMD_READ                     (0x1U &lt;&lt; 8)                </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b376f3162adc19c185283124d7444f3"> 1720</a></span>&#160;<span class="preprocessor">#define I2C_DATA_CMD_STOP                     (0x1U &lt;&lt; 9)                </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga234569908e18f50226d239fa9f2370ef"> 1721</a></span>&#160;<span class="preprocessor">#define I2C_DATA_CMD_RESTART                  (0x1U &lt;&lt; 10)               </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9f9a638e230ee27387e85baf1d7db102"> 1722</a></span>&#160;<span class="preprocessor">#define I2C_DATA_CMD_FIRST_DATA_BYTE          (0x1U &lt;&lt; 11)               </span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_SS_SCL_HCNT register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">/******************************    Bit definition for I2C_SS_SCL_LCNT register   *******************************/</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">/******************************    Bit definition for I2C_FS_SCL_HCNT register   *******************************/</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">/******************************    Bit definition for I2C_FS_SCL_LCNT register   *******************************/</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/******************************    Bit definition for I2C_HS_SCL_HCNT register   *******************************/</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/******************************    Bit definition for I2C_HS_SCL_LCNT register   *******************************/</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/******************************    Bit definition for I2C_INTR_STAT register   *******************************/</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/******************************    Bit definition for I2C_INTR_MASK register   *******************************/</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/******************************    Bit definition for I2C_RAW_INTR_STAT register   *******************************/</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49d279e70b31f97e3eca2e52009a3539"> 1734</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RX_UNDER                     (0x1U &lt;&lt; 0)                </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9ab0e10e5c80b00e3b03806794b9feb4"> 1735</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RX_OVER                      (0x1U &lt;&lt; 1)                </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafe4488bb2ff1fd15f444057bbd5bb1d6"> 1736</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RX_FULL                      (0x1U &lt;&lt; 2)                </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga570b63708f8fd98e81e7147d9ba6b068"> 1737</a></span>&#160;<span class="preprocessor">#define I2C_INTR_TX_OVER                      (0x1U &lt;&lt; 3)                </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7a37847bc91988261e307f1d8a2d70c0"> 1738</a></span>&#160;<span class="preprocessor">#define I2C_INTR_TX_EMPTY                     (0x1U &lt;&lt; 4)                </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga396fda4f76005616113d869452309521"> 1739</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RD_REQ                       (0x1U &lt;&lt; 5)                </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7aa5228c08b227c1d2213394eba97971"> 1740</a></span>&#160;<span class="preprocessor">#define I2C_INTR_TX_ABRT                      (0x1U &lt;&lt; 6)                </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6412e7d942d20bb91a96e296a56d26ba"> 1741</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RX_DONE                      (0x1U &lt;&lt; 7)                </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0be2652de0345fae33d072fcd174cc6e"> 1742</a></span>&#160;<span class="preprocessor">#define I2C_INTR_ACTIVITY                     (0x1U &lt;&lt; 8)                </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1a3cfe341981d2467011c3b03858ac58"> 1743</a></span>&#160;<span class="preprocessor">#define I2C_INTR_STOP_DET                     (0x1U &lt;&lt; 9)                </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga56c6fa715169c997d5f0f5bdf587ca0d"> 1744</a></span>&#160;<span class="preprocessor">#define I2C_INTR_START_DET                    (0x1U &lt;&lt; 10)               </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac47370cb77bfb5332742d30903b0bc99"> 1745</a></span>&#160;<span class="preprocessor">#define I2C_INTR_GEN_CALL                     (0x1U &lt;&lt; 11)               </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae33ae86f2e02a5f4b2f05a47c7d1ab75"> 1746</a></span>&#160;<span class="preprocessor">#define I2C_INTR_RESTART_DET                  (0x1U &lt;&lt; 12)               </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26f3faccb97def342543ace066ea66f5"> 1747</a></span>&#160;<span class="preprocessor">#define I2C_INTR_SCL_STUCK_AT_LOW             (0x1U &lt;&lt; 14)               </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_RX_TL register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/******************************    Bit definition for I2C_TX_TL register   *******************************/</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_INTR register   *******************************/</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_RX_UNDERT register   *******************************/</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_RX_OVER register   *******************************/</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_TX_OVER register   *******************************/</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_RD_REQ register   *******************************/</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_TX_ABRT register   *******************************/</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_RX_DONE register   *******************************/</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_ACTIVITY register   *******************************/</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_STOP_DET register   *******************************/</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_START_DET register   *******************************/</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">/******************************    Bit definition for I2C_CLR_GEN_CALL register   *******************************/</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/******************************    Bit definition for I2C_ENABLE register   *******************************/</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga54301e2e93c6a3326db720c0459aed0c"> 1765</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_ENABLE                            (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9570bb846987a6adb6f35b6e2c7e7544"> 1766</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_ABORT                             (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga86adf56ce70abc1ca951ecccaa09c039"> 1767</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_TX_CMD_BLOCK                      (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga67e21399f227583fc47fee3d47e1973b"> 1768</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_SDA_STUCK_RECOVERY_ENA            (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga794bddda13f9998d0519e9303779d555"> 1769</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_SMBUS_CLK_RESET                   (0x1U &lt;&lt; 16)        </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga74b5ab273d0da82a3ea589cb02e35bc6"> 1770</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_SMBUS_SUSPEND_EN                  (0x1U &lt;&lt; 17)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga53a4eb6ab6f9f728852acca7b8bcad98"> 1771</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_SMBUS_ALERT_EN                    (0x1U &lt;&lt; 18)        </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_STATUS register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4e788b164721dc4814d5c1a94ea651c1"> 1774</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_ACTIVITY                          (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3bf9044a851c472e8e2e68ee5877171c"> 1775</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_TFNF                              (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga643799a38c7c0347ecfa6383e5532d0b"> 1776</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_TFE                               (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0a95db1e16fc011b127a6b1ee7056d9e"> 1777</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_RFNE                              (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9f01486cfa3de2a6b7b966ef5dda7f5d"> 1778</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_RFF                               (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6aeedebee2e24b670944146338ff8516"> 1779</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_MST_ACTIVITY                      (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae36a2f85d4d0228b528a972d1542ddf2"> 1780</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SLV_ACTIVITY                      (0x1U &lt;&lt; 6)         </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga66fa5bb15e254774264a1296f41cfc43"> 1781</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY            (0x1U &lt;&lt; 7)         </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga205211fb74485ec18fa1f5b7f74a4e8b"> 1782</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_MST_HOLD_RX_FIFO_FULL             (0x1U &lt;&lt; 8)         </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeebaa2e5e162d3fe57548ddc3ff12a16"> 1783</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY            (0x1U &lt;&lt; 9)         </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4ae5203a451a1f1f8c546a92566cb48b"> 1784</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SLV_HOLD_RX_FIFO_FULL             (0x1U &lt;&lt; 10)        </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d73e0db076100446655fb2338db0283"> 1785</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SDA_STUCK_NOT_RECOVERED           (0x1U &lt;&lt; 11)        </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga616b6a07669146c66bebc53d9601e28d"> 1786</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SMBUS_QUICK_CMD_BIT               (0x1U &lt;&lt; 16)        </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab2e13c0b46afa9385e585e3608c1439f"> 1787</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SMBUS_SLAVE_ADDR_VALID            (0x1U &lt;&lt; 17)        </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaef9aa8e89fda431cfb994b0986246f3"> 1788</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SMBUS_SLAVE_ADDR_RESOLVED         (0x1U &lt;&lt; 18)        </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3779feea094060ff8d1226980220c6cb"> 1789</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SMBUS_SUSPEND_STATUS              (0x1U &lt;&lt; 19)        </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9d23b5449a703b0d50397f750c2acb18"> 1790</a></span>&#160;<span class="preprocessor">#define I2C_STATUS_SMBUS_ALERT_STATUS                (0x1U &lt;&lt; 20)        </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_TXFLR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/******************************    Bit definition for I2C_RXFLR register   *******************************/</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/******************************    Bit definition for I2C_SDA_HOLD register   *******************************/</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/******************************    Bit definition for I2C_TX_ABRT_SOURCE   *******************************/</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf111e46d0716f4faae129dfcac31bdc5"> 1797</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_7B_ADDR_NOACK             (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga467283a3dd0faa229f51a2190b6cf881"> 1798</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_10ADDR1_NOACK             (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2ad31e49b6b34f0ab2936d600bfdaeab"> 1799</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_10ADDR2_NOACK             (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae244fa9691dd523c837061100e75bd2d"> 1800</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_TXDATA_NOACK              (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaffd075dc4e37c875179fe04455119e3c"> 1801</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_GCALL_NOACK               (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab8c15439898d83ed9c44dcf1ca9cec20"> 1802</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_GCALL_READ                (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga54cf2cb0ce10d0c7a766af1f22468e38"> 1803</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_HS_ACKDET                 (0x1U &lt;&lt; 6)         </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf19870ef8b4cce5411b2165edf6eb77c"> 1804</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SBYTE_ACKDET              (0x1U &lt;&lt; 7)         </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf33d55d2ac614a1adabcf41c837df87d"> 1805</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_HS_NORSTRT                (0x1U &lt;&lt; 8)         </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7b00ae1f6ba030dcd4df0c5998f78b36"> 1806</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SBYTE_NORSTRT             (0x1U &lt;&lt; 9)         </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga94659798f449f00556f8d25c3e55b76a"> 1807</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_10B_RD_NORSTRT            (0x1U &lt;&lt; 10)        </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga12016fc5f1613f0132d4f03c6eddb249"> 1808</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_MASTER_DIS                (0x1U &lt;&lt; 11)        </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga02ad3c9c2396d7c5bee1e16718ea7323"> 1809</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_LOST                      (0x1U &lt;&lt; 12)        </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac5a6d67e0383dffb6ae157817d3aafec"> 1810</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SLVFLUSH_TXFIFO           (0x1U &lt;&lt; 13)        </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabbbb53b1dbb8f1ac85c285fc403f3de9"> 1811</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SLV_ARBLOST               (0x1U &lt;&lt; 14)        </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0af3cac9ed25c828718d58bfbaffab3b"> 1812</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SLVRD_INTX                (0x1U &lt;&lt; 15)        </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa39e60011cca59b60f2629082b4d8bc9"> 1813</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_USER_ABRT                 (0x1U &lt;&lt; 16)        </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac35ceb65d8cea21b5342e6e10e2a4c84"> 1814</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_SDA_STUCK_AT_LOW          (0x1U &lt;&lt; 17)        </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad879800e2a031adc17e02c9e2317d5d9"> 1815</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_DEVICE_NOACK              (0x1U &lt;&lt; 18)        </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0507547c9b2c909e03542262ecea94fd"> 1816</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_DEVICE_SLVADDR_NOACK      (0x1U &lt;&lt; 19)        </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga108bfc4eefa40358f8b87ae538266c7f"> 1817</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_DEVICE_WRITE              (0x1U &lt;&lt; 20)        </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga824c8123685da1c638bfffc04cd1cdc0"> 1819</a></span>&#160;<span class="preprocessor">#define I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT_Msk          (0xFF800000U)       </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_SLV_DATA_NACK_ONLY register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacb7a84ca92d216c8f2d07fb878793dee"> 1822</a></span>&#160;<span class="preprocessor">#define I2C_SLV_DATA_NACK_ONLY_NACK                  (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_DMA_CR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3b4f37622cffff269b95a93ac3f04019"> 1825</a></span>&#160;<span class="preprocessor">#define I2C_DMA_CR_RDMAE                             (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8deecef3cd642ef978d90d680b10a90c"> 1826</a></span>&#160;<span class="preprocessor">#define I2C_DMA_CR_TDMAE                             (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for I2C_DMA_TDLR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">/******************************    Bit definition for I2C_DMA_RDLR register   *******************************/</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/******************************    Bit definition for I2C_SDA_SETUP register   *******************************/</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">/******************************    Bit definition for I2C_ACK_GENERAL_CALL register   *******************************/</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/******************************    Bit definition for I2C_ENABLE_STATUS register   *******************************/</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga16404ed31983911e9f7986213fad2b3a"> 1834</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_STATUS_IC_EN                      (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5dec950cdda8d16fbb7b5c3c9b8e2c31"> 1835</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY    (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade94addb3db267047520b53f78f6ef7a"> 1836</a></span>&#160;<span class="preprocessor">#define I2C_ENABLE_STATUS_SLV_RX_DATA_LOST           (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for FS_SPKLEN register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/******************************    Bit definition for HS_SPKLEN register   *******************************/</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/******************************    Bit definition for CLR_RESTART_DET register   *******************************/</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/******************************    Bit definition for SCL_STUCK_AT_LOW_TIMEOUT register   *******************************/</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">/******************************    Bit definition for SDA_STUCK_AT_LOW_TIMEOUT register   *******************************/</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">/******************************    Bit definition for CLR_SCL_STUCK_DET register   *******************************/</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_CLK_LOW_SEXT register   *******************************/</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_CLK_LOW_MEXT register   *******************************/</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_THIGH_MAX_IDLE_COUNT register   *******************************/</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_INTR_STAT register   *******************************/</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_INTR_MASK register   *******************************/</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_RAW_INTR_STAT register   *******************************/</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac74cbececef97aa06f3a9f420dc52568"> 1850</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_SLV_CLOCK_EXTND_TIMEOUT       (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga24796460014f7172eaf77493e1ba15e9"> 1851</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_MST_CLOCK_EXTND_TIMEOUT       (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9ac19d462661f91b1df3598a971c3798"> 1852</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_QUICK_CMD_DET                 (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga02fd4c20b63ef897fc1aefa68883fcc5"> 1853</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_HOST_NTFY_MST_DET             (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaecad14e94f518df5d61c1875cef778ca"> 1854</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_ARP_PREPARE_CMD_DET           (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadf1de20a8393af4609e8993bd2e8d5ba"> 1855</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_ARP_RST_CMD_DET               (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7abbc9e6d76104908fe987db293f40dd"> 1856</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_ARP_GET_UDID_CMD_DET          (0x1U &lt;&lt; 6)         </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2aaf4f16900e8c93628671e1303bda91"> 1857</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_ARP_ASSGN_ADDR_CMD_DET        (0x1U &lt;&lt; 7)         </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga214a0294c6719596bcfc7661560ce2ef"> 1858</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_SLV_RX_PEC_NACK               (0x1U &lt;&lt; 8)         </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga90c6cf598dd6941d48a7f8a6429efecf"> 1859</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_SMBUS_SUSPEND_DET             (0x1U &lt;&lt; 9)         </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab7697d18a93b4e40a346a4df33e65c40"> 1860</a></span>&#160;<span class="preprocessor">#define I2C_SMBUS_INTR_SMBUS_ALERT_DET               (0x1U &lt;&lt; 10)        </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for CLR_SMBUS_INTR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">/******************************    Bit definition for OPTIONAL_SAR register   *******************************/</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">/******************************    Bit definition for SMBUS_UDID_LSB register   *******************************/</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">/*---                                Serial Peripheral Interface (SPI)                               ---*/</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">/******************************    Bit definition for SPI_CR0 register *******************************/</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9f9bbd2fa9c887eb092b7f996fcc29ff"> 1874</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_Msk               (0xFU &lt;&lt; 0)         </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga92f89e00a028eeecf569ab7ca606cb1e"> 1875</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_4BITS             (0x3U &lt;&lt; 0)         </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae6841571619395cf9ac19a86b57443a6"> 1876</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_5BITS             (0x4U &lt;&lt; 0)         </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga72fe59ce320252400f504aa7ebd7ef15"> 1877</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_6BITS             (0x5U &lt;&lt; 0)         </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga65cd17e48fe0e42fc6583fa904d8f537"> 1878</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_7BITS             (0x6U &lt;&lt; 0)         </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7b9301a08da78280c5920c46bfe03cd9"> 1879</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_8BITS             (0x7U &lt;&lt; 0)         </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8c894fdfcd33b4a847f31bfee0e336cc"> 1880</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_9BITS             (0x8U &lt;&lt; 0)         </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga879e35aef3b984b3e6b81d107fd47995"> 1881</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_10BITS            (0x9U &lt;&lt; 0)         </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae8623bddc78deafa7ca74aa061ee1b60"> 1882</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_11BITS            (0xAU &lt;&lt; 0)         </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga53c6d27c6c8f134e87f98f7e64d10d84"> 1883</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_12BITS            (0xBU &lt;&lt; 0)         </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0fa90d978b732905a1820c458b144f63"> 1884</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_13BITS            (0xCU &lt;&lt; 0)         </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga63533fd614968fa0ff9db553e020dbac"> 1885</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_14BITS            (0xDU &lt;&lt; 0)         </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9cb135ce7650713aa66b9fddc283e877"> 1886</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_15BITS            (0xEU &lt;&lt; 0)         </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga39b5198c85d3d0c26c7ab15936139a56"> 1887</a></span>&#160;<span class="preprocessor">#define SPI_CR0_DFS_16BITS            (0xFU &lt;&lt; 0)         </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga94e164e7a4c8afe5f1b74f7dddc12505"> 1889</a></span>&#160;<span class="preprocessor">#define SPI_CR0_FRF_Msk               (0x3U &lt;&lt; 4)         </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6695913dfc13b9591e0b1c892592c905"> 1890</a></span>&#160;<span class="preprocessor">#define SPI_CR0_FRF_SPI               (0x0U &lt;&lt; 4)         </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacab700778b54a64e00f2b35cdb2ace03"> 1891</a></span>&#160;<span class="preprocessor">#define SPI_CR0_FRF_SSP               (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga358f80aa7598a89787065058c5a1af1d"> 1892</a></span>&#160;<span class="preprocessor">#define SPI_CR0_FRF_NS                (0x2U &lt;&lt; 4)         </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga95f15e65086096062d2bdedde1c88e86"> 1894</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CPHA                  (0x1U &lt;&lt; 6)         </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga982edebf48e50f31aebc721ea123f5cb"> 1895</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CPOL                  (0x1U &lt;&lt; 7)         </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga47418536332abada706ba5e1ad02df88"> 1897</a></span>&#160;<span class="preprocessor">#define SPI_CR0_TMOD_Msk              (0x3U &lt;&lt; 8)         </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf39320e9c09ffec7e73a83efbaf67708"> 1898</a></span>&#160;<span class="preprocessor">#define SPI_CR0_TMOD_TX_AND_RX        (0x0U &lt;&lt; 8)         </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf60bca8acf595f90d9f96c89caf59ac6"> 1899</a></span>&#160;<span class="preprocessor">#define SPI_CR0_TMOD_TX_ONLY          (0x1U &lt;&lt; 8)         </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeea3d15fbc1772add8a5eec82983149c"> 1900</a></span>&#160;<span class="preprocessor">#define SPI_CR0_TMOD_RX_ONLY          (0x2U &lt;&lt; 8)         </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4c6c8ae31d157933e6ad97a2dd47d5eb"> 1901</a></span>&#160;<span class="preprocessor">#define SPI_CR0_TMOD_EEPROM_READ      (0x3U &lt;&lt; 8)         </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae28667ae6729eb0424b2ccde032b80b8"> 1903</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SLV_OE                (0x1U &lt;&lt; 10)        </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa15f0d63699a5f68339e1f96a5ae0e5c"> 1904</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SRL                   (0x1U &lt;&lt; 11)        </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a7307047eaf5ea1d28763a9cffad98a"> 1906</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_Msk               (0xFU &lt;&lt; 12)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga949db9ab1a9d50415a069e2902be219f"> 1907</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_01_BIT            (0x0U &lt;&lt; 12)        </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga976992e49a3c743c4afc93d4a6d12adf"> 1908</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_02_BIT            (0x1U &lt;&lt; 12)        </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4f529554eff527f8e6a2af074dbdb7be"> 1909</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_03_BIT            (0x2U &lt;&lt; 12)        </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga27698be4425d8ea985b57e7b27552e21"> 1910</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_04_BIT            (0x3U &lt;&lt; 12)        </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf0e1dfdacf5c5e15dbf7deb6d49ad19a"> 1911</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_05_BIT            (0x4U &lt;&lt; 12)        </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga008bd300a1fc2847cc72d2b17cd8ee99"> 1912</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_06_BIT            (0x5U &lt;&lt; 12)        </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga165954b71a53a24a91ceb747ae904861"> 1913</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_07_BIT            (0x6U &lt;&lt; 12)        </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga98e2ff01e10fa55db9a725ee2bfbc9ea"> 1914</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_08_BIT            (0x7U &lt;&lt; 12)        </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad6fc9aa24b690ad53885301f3041e3f1"> 1915</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_09_BIT            (0x8U &lt;&lt; 12)        </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadd16c1dacbf523f201ef97b7c65cfd31"> 1916</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_10_BIT            (0x9U &lt;&lt; 12)        </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0f23ffe9c3cfc4530c7d2df61517b0ac"> 1917</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_11_BIT            (0xAU &lt;&lt; 12)        </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga48f6c37494280109bd19ca68aaff87bf"> 1918</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_12_BIT            (0xBU &lt;&lt; 12)        </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6921023dbe8f824523a4faf4c3d8a2f0"> 1919</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_13_BIT            (0xCU &lt;&lt; 12)        </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf9c7a73a4f6f2d6bb2933e8d084a0bc0"> 1920</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_14_BIT            (0xDU &lt;&lt; 12)        </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6a86abd0dbcc2a81ac96ca1dddc800d3"> 1921</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_15_BIT            (0xEU &lt;&lt; 12)        </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7f78f7463b9a7e0306b83bc1cd5a49cc"> 1922</a></span>&#160;<span class="preprocessor">#define SPI_CR0_CFS_16_BIT            (0xFU &lt;&lt; 12)        </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa4c9b363e09715ae60889de88323293f"> 1924</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SPI_MODE_Msk          (0x3U &lt;&lt; 21)        </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7b489f75ac962adf0d4d66d36188eb93"> 1925</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SPI_MODE_STD          (0x0U &lt;&lt; 21)        </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9af5f1d4eb61639d1e2c929d7b0a70d8"> 1926</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SPI_MODE_DUAL         (0x1U &lt;&lt; 21)        </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaedc35bc32ea72fee0d51b0e57a16aba"> 1927</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SPI_MODE_QUAD         (0x2U &lt;&lt; 21)        </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabbb2d1a7526e14769142b82ebab8548b"> 1928</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SPI_MODE_OCTAL        (0x3U &lt;&lt; 21)        </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga135288eb443cbceec29f4b46dcd62a4a"> 1930</a></span>&#160;<span class="preprocessor">#define SPI_CR0_SSTE                  (0x1U &lt;&lt; 24)        </span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_CR1 register *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga41239c25b4bf0ff7b4ba71e6c171cd25"> 1933</a></span>&#160;<span class="preprocessor">#define SPI_CR1_NDF_Msk               (0xFFFFU)           </span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_SPIENR register *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadca9fee5e27d3a43b37c721dce4d89a6"> 1936</a></span>&#160;<span class="preprocessor">#define SPI_SPIENR_SPI_EN             (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_MWCR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab71bbec1b0393df40d549ae399ff2bf9"> 1939</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MWMOD                (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4105c4541018239e3fa1acba6564ab9a"> 1940</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MDD                  (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga31709ace9db214e6a769ff0667066a13"> 1941</a></span>&#160;<span class="preprocessor">#define SPI_MWCR_MHS                  (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_SER register    *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabd0658d4e8826c48feb1c91fc88e590c"> 1944</a></span>&#160;<span class="preprocessor">#define SPI_SER_Msk                   (0x7U &lt;&lt; 0)         </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga01beb355782b3c2bd3e2b83f515f47f4"> 1945</a></span>&#160;<span class="preprocessor">#define SPI_SER_SE0                   (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaac8668e2b2aa83e66d28c26e295d082e"> 1946</a></span>&#160;<span class="preprocessor">#define SPI_SER_SE1                   (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf7b37759e1877405bf6bd4b387087880"> 1947</a></span>&#160;<span class="preprocessor">#define SPI_SER_SE2                   (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_BAUDR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3f9632a968d1159a0aafaaa4443dc469"> 1950</a></span>&#160;<span class="preprocessor">#define SPI_BAUDR_SCKDV_Msk           (0xFFFFU)           </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************   Bit definition for SPI_TXFTLR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">/******************************   Bit definition for SPI_RXFTLR register  *******************************/</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">/******************************    Bit definition for SPI_TXFLR register  *******************************/</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">/******************************    Bit definition for SPI_RXFLR register  *******************************/</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/******************************     Bit definition for SPI_SR register    *******************************/</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga30c846781e397b48de4e75b5b78c11f3"> 1961</a></span>&#160;<span class="preprocessor">#define SPI_SR_BUSY                   (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga00e9097b536d66c76939a8ee993ce29b"> 1962</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFNF                   (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga39f4d91d291fa0f50d9050041e91050f"> 1963</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFE                    (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafe6379bec3e846adaf4d1f5b89ef531a"> 1964</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFNE                   (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadd3925737ae6b3726e18155659f90963"> 1965</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFF                    (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga126061605deab129e1e6c27631431d4d"> 1966</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXERR                  (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeb9c68800c85b4cda411f6c7795c64b5"> 1967</a></span>&#160;<span class="preprocessor">#define SPI_SR_DCOL                   (0x1U &lt;&lt; 6)         </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************     Bit definition for SPI_IER register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb7d1e8f5b08d24403a7058a25fbd504"> 1970</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXEIE                 (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3064ca57a97266330f24ccedbb587efc"> 1971</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXOIE                 (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaebb50cd72fde460624cfd13a1d153911"> 1972</a></span>&#160;<span class="preprocessor">#define SPI_IER_RXUIE                 (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga488f2fb7b5ae5a856d1867c2bd0d2fab"> 1973</a></span>&#160;<span class="preprocessor">#define SPI_IER_RXOIE                 (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1c8ca5b91abb3e100a7e8d277ff50fff"> 1974</a></span>&#160;<span class="preprocessor">#define SPI_IER_RXFIE                 (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga66c97378417a48603736e7b920198879"> 1975</a></span>&#160;<span class="preprocessor">#define SPI_IER_MSTIE                 (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************     Bit definition for SPI_ISR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26adfeca1e3406044324c41b432e51d3"> 1978</a></span>&#160;<span class="preprocessor">#define SPI_ISR_TXEIS                 (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9b55ecc88b80af06fd846bec544e6e57"> 1979</a></span>&#160;<span class="preprocessor">#define SPI_ISR_TXOIS                 (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga97b1baab2ce3e79312425647326ea95b"> 1980</a></span>&#160;<span class="preprocessor">#define SPI_ISR_RXUIS                 (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2ad77abb1e27d5a4e62a2247c6845164"> 1981</a></span>&#160;<span class="preprocessor">#define SPI_ISR_RXOIS                 (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4dd33a87d2bf7ce41b08a7c5f3f77a20"> 1982</a></span>&#160;<span class="preprocessor">#define SPI_ISR_RXFIS                 (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaefac21c6ee89011d29dfd5c71a9627db"> 1983</a></span>&#160;<span class="preprocessor">#define SPI_ISR_MSTIS                 (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************    Bit definition for SPI_RISR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae051205feffe44adae66638d8ea50b3d"> 1986</a></span>&#160;<span class="preprocessor">#define SPI_RISR_TXEIR                (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1056f0c1a032fa84dcc47de978d78bec"> 1987</a></span>&#160;<span class="preprocessor">#define SPI_RISR_TXOIR                (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf2096cd58bddae1014fd3bd5601a1eb6"> 1988</a></span>&#160;<span class="preprocessor">#define SPI_RISR_RXUIR                (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9b62b2114323191569320a14e7fd3ff0"> 1989</a></span>&#160;<span class="preprocessor">#define SPI_RISR_RXOIR                (0x1U &lt;&lt; 3)         </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf25a97f427d8ca1a7e1e42cc92f96827"> 1990</a></span>&#160;<span class="preprocessor">#define SPI_RISR_RXFIR                (0x1U &lt;&lt; 4)         </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9095e65f4a143233158f59df48ccd5e7"> 1991</a></span>&#160;<span class="preprocessor">#define SPI_RISR_MSTIR                (0x1U &lt;&lt; 5)         </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************   Bit definition for SPI_DMACR register   *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac4e3c255847b863f75f16a0c4d0cbeb6"> 1995</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_RDMAE               (0x1U &lt;&lt; 0)         </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaddbb597cfb85c010b1bf479553616124"> 1996</a></span>&#160;<span class="preprocessor">#define SPI_DMACR_TDMAE               (0x1U &lt;&lt; 1)         </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************  Bit definition for SPI_DMATDLR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">/******************************  Bit definition for SPI_DMARDLR register  *******************************/</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/******************************  Bit definition for SPI_ESPICR register  ****************************/</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafa80e3256a61d1dd1ea2d340b42fe4d6"> 2004</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_TRANST_Msk         (0x3U &lt;&lt; 0)         </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga83925fb0bf2edbae437d4e867a97eda4"> 2006</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_Msk          (0xFU &lt;&lt; 2)         </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1d7698ea101b1664529d534d1167b6bc"> 2007</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_0BIT         (0x0U &lt;&lt; 2)         </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae45528207bff7c9023fead3acd3d6b09"> 2008</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_4BIT         (0x1U &lt;&lt; 2)         </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5090e824385967ad0148aab1a56bd4cb"> 2009</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_8BIT         (0x2U &lt;&lt; 2)         </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f29284eb10bc1efe78872a0eab0a152"> 2010</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_12BIT        (0x3U &lt;&lt; 2)         </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga04ca48f24eff747000324b39f18f3353"> 2011</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_16BIT        (0x4U &lt;&lt; 2)         </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga43e0b45963f787c30ee6afbac4a56578"> 2012</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_20BIT        (0x5U &lt;&lt; 2)         </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c9d09a905929cdf0d2d778aaa6866d9"> 2013</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_24BIT        (0x6U &lt;&lt; 2)         </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga682679f43493ae2e9a2653fefa197c7a"> 2014</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_28BIT        (0x7U &lt;&lt; 2)         </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga82b1cd25e0a7a23138afe272709b187e"> 2015</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_32BIT        (0x8U &lt;&lt; 2)         </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga515658ba77e4c190a6cac976efe53700"> 2016</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_36BIT        (0x9U &lt;&lt; 2)         </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga53198d94126bd62e7d2bc00573d8db9a"> 2017</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_40BIT        (0xAU &lt;&lt; 2)         </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8cd6a49574c97024233b146e1671d608"> 2018</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_44BIT        (0xBU &lt;&lt; 2)         </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadc5bdced2d1cd173c39cacb77753e430"> 2019</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_48BIT        (0xCU &lt;&lt; 2)         </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga781174994032eb678f8b4e3653e09020"> 2020</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_52BIT        (0xDU &lt;&lt; 2)         </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafb5c8848cef21ddc58ba88958feff878"> 2021</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_56BIT        (0xEU &lt;&lt; 2)         </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga36ea9482d4745cf91e32b50acb705431"> 2022</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_ADDRL_60BIT        (0xFU &lt;&lt; 2)         </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga85e9bb2087fd3ad336a2fd2a4725bae1"> 2024</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_INSTL_Msk          (0x3U &lt;&lt; 8)         </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaca85c00d98da7743000d82c24317c057"> 2025</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_INSTL_0BIT         (0x0U &lt;&lt; 8)         </span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3e63354483b06ac16670d19e18ebe6aa"> 2026</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_INSTL_4BIT         (0x1U &lt;&lt; 8)         </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf06c272f1d5dc30f54af46879dc71b25"> 2027</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_INSTL_8BIT         (0x2U &lt;&lt; 8)         </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b4158538a3d59b01b70847f9a705593"> 2028</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_INSTL_16BIT        (0x3U &lt;&lt; 8)         </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacf2155f72d48cedaaf0a887ad1809be4"> 2030</a></span>&#160;<span class="preprocessor">#define SPI_ESPICR_WCYC_Msk           (0x1FU &lt;&lt; 11)       </span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/*---                                      Inter-IC Sound (I2S)                                      ---*/</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">/********************************  Bit definition for I2S_IER register  *********************************/</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6a3a44bc3fe5914eb3834631c5e51a71"> 2041</a></span>&#160;<span class="preprocessor">#define I2S_IER_IEN             (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_IRER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabb416b37e9b715ff9ce6dfff20acff8d"> 2044</a></span>&#160;<span class="preprocessor">#define I2S_IRER_RXEN           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_ITER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9519ad95026a96e1ab2e3a14d4028e17"> 2047</a></span>&#160;<span class="preprocessor">#define I2S_ITER_TXEN           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_CER register  *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b181d56aaddcc7b2f55b3e34ed1885e"> 2050</a></span>&#160;<span class="preprocessor">#define I2S_CER_CLKEN           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_CCR register  *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae029f67862e795e7f30994c5a849b6bf"> 2053</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_Msk       (0x7U &lt;&lt; 0)          </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga66f604a407d4d9c12fdc3adb030bff59"> 2054</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_NONE      (0x0U &lt;&lt; 0)          </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab8eb5df8eeb7d4c85499dd3aba4aae25"> 2055</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_12        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab15583c4e9722038f0dd8a8a523c86fc"> 2056</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_16        (0x2U &lt;&lt; 0)          </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga300882873267412748c0bf45d90f1078"> 2057</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_20        (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3a8b08f233f269a3337423f562cae02d"> 2058</a></span>&#160;<span class="preprocessor">#define I2S_CCR_SCLKG_24        (0x4U &lt;&lt; 0)          </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga87084f49ea52000e7b9918422314c733"> 2060</a></span>&#160;<span class="preprocessor">#define I2S_CCR_WSS_Msk         (0x3U &lt;&lt; 3)          </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga74285c88831f8593f533620840400e5c"> 2061</a></span>&#160;<span class="preprocessor">#define I2S_CCR_WSS_16          (0x0U &lt;&lt; 3)          </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga43823a39430e3fc6c5485d08b948531e"> 2062</a></span>&#160;<span class="preprocessor">#define I2S_CCR_WSS_24          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b1d8f8c88a210c837737618d07e3194"> 2063</a></span>&#160;<span class="preprocessor">#define I2S_CCR_WSS_32          (0x2U &lt;&lt; 3)          </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_RXFFR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga716818da6ffad395dee60b90bd24c29f"> 2067</a></span>&#160;<span class="preprocessor">#define I2S_RXFFR_RXFFR         (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for I2S_TXFFR register  *******************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac8a7e8bbd7ffec1891e48b8ca0e9691b"> 2070</a></span>&#160;<span class="preprocessor">#define I2S_TXFFR_TXFFR         (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/*---                                   Universal Serial Bus (USB)                                   ---*/</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/********************************  Bit definition for USB_FADDR register  ********************************/</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa9a5e624b40fa89606df0ea5e0c06c22"> 2080</a></span>&#160;<span class="preprocessor">#define USB_FADDR_FADDR_Msk       (0x7FU)              </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac4f3cefa61b9c2d0a95bf70fb69b8f8d"> 2081</a></span>&#160;<span class="preprocessor">#define USB_FADDR_UPDATE          (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_POWER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga588a00f3afdcb9305052a56b2deedddb"> 2084</a></span>&#160;<span class="preprocessor">#define USB_POWER_SUSEN           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9e1d8b3e41ef369b2446b0277f7538e6"> 2085</a></span>&#160;<span class="preprocessor">#define USB_POWER_SUSMD           (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1b7d36d2650b70ee144894419244e4c8"> 2086</a></span>&#160;<span class="preprocessor">#define USB_POWER_RESUME          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga218856e3ed91d1d1c14e6ecaf07748ce"> 2087</a></span>&#160;<span class="preprocessor">#define USB_POWER_USBRST          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6531e263ceadfe941c35b84ab6780cd6"> 2088</a></span>&#160;<span class="preprocessor">#define USB_POWER_ISOUD           (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTRIN register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga54df779808aac90779c8acf4815c45dc"> 2091</a></span>&#160;<span class="preprocessor">#define USB_INTRIN_EP0            (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac5efeefd0cb2368982629c7987cffe67"> 2092</a></span>&#160;<span class="preprocessor">#define USB_INTRIN_IN1            (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8625dd4ac675420aaf46845db6a6a1a7"> 2093</a></span>&#160;<span class="preprocessor">#define USB_INTRIN_IN2            (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga116738ecf85c2c784927ac7bc708deed"> 2094</a></span>&#160;<span class="preprocessor">#define USB_INTRIN_IN3            (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTROUT register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga75e90918bcdcf8fc0abb8e56f3ee2954"> 2097</a></span>&#160;<span class="preprocessor">#define USB_INTROUT_OUT1          (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga616fefff4aad781c87d0de7c48524433"> 2098</a></span>&#160;<span class="preprocessor">#define USB_INTROUT_OUT2          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga826e0e15db95ef0e402cec33a7318e55"> 2099</a></span>&#160;<span class="preprocessor">#define USB_INTROUT_OUT3          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTRUSB register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga58c82928fccf59b7d41c7129ad458a65"> 2102</a></span>&#160;<span class="preprocessor">#define USB_INTRUSB_SUSIS         (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2af7d1837eaaaaabb44167a4d63d84c9"> 2103</a></span>&#160;<span class="preprocessor">#define USB_INTRUSB_RSUIS         (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa488f57d67605fe562da165ab9abdd0a"> 2104</a></span>&#160;<span class="preprocessor">#define USB_INTRUSB_RSTIS         (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafab06b975844a29c23c6f83e372103ea"> 2105</a></span>&#160;<span class="preprocessor">#define USB_INTRUSB_SOFIS         (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTRINE register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga242596dcc0d7d5bdec57abf46cc00d83"> 2108</a></span>&#160;<span class="preprocessor">#define USB_INTRINE_EP0E          (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga063ee0581a997c2350cf1d0bc2945177"> 2109</a></span>&#160;<span class="preprocessor">#define USB_INTRINE_IN1E          (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f4a87a7c9afb1077fdf12ed3a51e0ef"> 2110</a></span>&#160;<span class="preprocessor">#define USB_INTRINE_IN2E          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga30c0e5d6090ccd1a2e6f718068622d10"> 2111</a></span>&#160;<span class="preprocessor">#define USB_INTRINE_IN3E          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTROUTE register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga58bd991b441faf75cc6034269d48d0df"> 2114</a></span>&#160;<span class="preprocessor">#define USB_INTROUTE_OUT1E        (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf007ee07ae53038421873260b4bad5fd"> 2115</a></span>&#160;<span class="preprocessor">#define USB_INTROUTE_OUT2E        (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga01165344dc1eb458de7e185b8e593fbc"> 2116</a></span>&#160;<span class="preprocessor">#define USB_INTROUTE_OUT3E        (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INTRUSBE register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga89e5400b81190bda068bb00a20650856"> 2119</a></span>&#160;<span class="preprocessor">#define USB_INTRUSBE_SUSIE        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga311237b490be8224ed9a693f32f6194d"> 2120</a></span>&#160;<span class="preprocessor">#define USB_INTRUSBE_RSUIE        (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad6afa9e39412e797af2fdf9212e0877a"> 2121</a></span>&#160;<span class="preprocessor">#define USB_INTRUSBE_RSTIE        (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3ee832f35591b5abf252656a92733cf5"> 2122</a></span>&#160;<span class="preprocessor">#define USB_INTRUSBE_SOFIE        (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_CSR0 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga043173ab7f459f7be531a01c07afb5e2"> 2125</a></span>&#160;<span class="preprocessor">#define USB_CSR0_OUTPKTRDY        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b51295b2377145e6ec6dd20062f73d0"> 2126</a></span>&#160;<span class="preprocessor">#define USB_CSR0_INPKTRDY         (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga47cb2cbd79789356499c331d0e42890b"> 2127</a></span>&#160;<span class="preprocessor">#define USB_CSR0_SENTSTALL        (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1b1294ede4239b3b0dd20d5ca275b8f7"> 2128</a></span>&#160;<span class="preprocessor">#define USB_CSR0_DATAEND          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26ce38bf48991d0c6a292e2e28fcb20e"> 2129</a></span>&#160;<span class="preprocessor">#define USB_CSR0_SETUPEND         (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf69dbf4e3bc0bc3fbcd342a82553cc49"> 2130</a></span>&#160;<span class="preprocessor">#define USB_CSR0_SENDSTALL        (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15e59eaaa4cc8848eb39137925f8fa47"> 2131</a></span>&#160;<span class="preprocessor">#define USB_CSR0_SVDOUTPKTRDY     (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1abb42d2ae2f45d325ad42809a32fa72"> 2132</a></span>&#160;<span class="preprocessor">#define USB_CSR0_SVDSETUPEND      (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INCSR1 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga38730a48bd4f66660e4a87ba294263c5"> 2135</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_INPKTRDY       (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafc5d50a55584e10ae7d9a47e730eec7e"> 2136</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_FIFONE         (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf3bd23c10e9c5d7e2c350eab297f9803"> 2137</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_UNDERRUN       (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac0621dfe561e5d7faf9848619a5817ae"> 2138</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_FLUSHFIFO      (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad670801e298c17072845caca42d44364"> 2139</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_SENDSTALL      (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga523b2ecc9121ecb18c891c893a2d20cd"> 2140</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_SENTSTALL      (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23a228578be7c139b8c0962c1b856ed9"> 2141</a></span>&#160;<span class="preprocessor">#define USB_INCSR1_CLRDATATOG     (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_INCSR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga64b1487fa7ce8ffb7382113219f37710"> 2144</a></span>&#160;<span class="preprocessor">#define USB_INCSR2_FRCDATATOG     (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9efc397ce2b2c7836436112a6eb581b4"> 2145</a></span>&#160;<span class="preprocessor">#define USB_INCSR2_DMAEN          (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2e8687c9830c19d1df5041ddacd8f0e3"> 2146</a></span>&#160;<span class="preprocessor">#define USB_INCSR2_DIRSEL         (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7750aeb66a4effcc6aacf456dbc5523f"> 2147</a></span>&#160;<span class="preprocessor">#define USB_INCSR2_ISO            (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae7b948d23e717f9970240ec6c58199da"> 2148</a></span>&#160;<span class="preprocessor">#define USB_INCSR2_AUTOSET        (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_OUTCSR1 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5738f5d1e2485c5cc7dde2c7e0597a03"> 2151</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_OUTPKTRDY     (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga25bed48c851aeadb575d5026f8f1adf3"> 2152</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_FIFOFULL      (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga47603db5b9ef02f2ce278ad5736afc50"> 2153</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_OVERRUN       (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga374229896b9cc938ea141d183d897de1"> 2154</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_DATAERROR     (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0f0cba78067776676abffda744ea537b"> 2155</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_FLUSHFIFO     (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1e1497f85cb9db92f801aab41cbe0b2e"> 2156</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_SENDSTALL     (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacf0f73f6a51e18a3f4fd672ddf10765b"> 2157</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_SENTSTALL     (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaaaf93cfc658a6347cc7dc704e6c24de"> 2158</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR1_CLRDATATOG    (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for USB_OUTCSR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabe2c311eaa6ac0a70c16b3935b9de7db"> 2161</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR2_DMAMODE       (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1051dd49b359b414b34cec0732bc3ded"> 2162</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR2_DMAEN         (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaf82cd988b44a7d34e1daa9cc8c27494"> 2163</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR2_ISO           (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5345d093aa1ddb2c6cbf6604eb0ff14c"> 2164</a></span>&#160;<span class="preprocessor">#define USB_OUTCSR2_AUTOCLR       (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">/*---                                           Timer (TIM)                                          ---*/</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/********************************  Bit definition for TIM_CR1 register  ********************************/</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 2174</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN             (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 2175</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS            (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga06c997c2c23e8bef7ca07579762c113b"> 2176</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS             (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d3d1488296350af6d36fbbf71905d29"> 2177</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM             (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacea10770904af189f3aaeb97b45722aa"> 2178</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR             (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga352b3c389bde13dd6049de0afdd874f1"> 2180</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS             (0x3U &lt;&lt; 5)          </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 2181</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0           (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 2182</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1           (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 2184</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE            (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 2186</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD             (0x3U &lt;&lt; 8)          </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga458d536d82aa3db7d227b0f00b36808f"> 2187</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0           (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 2188</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1           (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaae22c9c1197107d6fa629f419a29541e"> 2191</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC            (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 2192</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS            (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade656832d3ec303a2a7a422638dd560e"> 2193</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS            (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 2195</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS             (0x7U &lt;&lt; 4)          </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf3e55308e84106d6501201e66bd46ab6"> 2196</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0           (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 2197</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1           (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 2198</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2           (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad07504497b70af628fa1aee8fe7ef63c"> 2200</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S            (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga31b26bf058f88d771c33aff85ec89358"> 2201</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1            (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae61f8d54923999fffb6db381e81f2b69"> 2202</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N           (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga61467648a433bd887683b9a4760021fa"> 2203</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2            (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga769146db660b832f3ef26f892b567bd4"> 2204</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N           (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 2205</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3            (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 2206</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N           (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad644f2f4b26e46587abedc8d3164e56e"> 2207</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4            (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_SMCR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae92349731a6107e0f3a251b44a67c7ea"> 2210</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS            (0x7U &lt;&lt; 0)          </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 2211</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0          (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa980a3121ab6cda5a4a42b959da8421e"> 2212</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1          (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga63847fc3c71f582403e6301b1229c3ed"> 2213</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8680e719bca2b672d850504220ae51fc"> 2215</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS             (0x7U &lt;&lt; 4)          </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 2216</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0           (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacb82212fcc89166a43ff97542da9182d"> 2217</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1           (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 2218</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2           (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 2220</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM            (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 2222</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF            (0xFU &lt;&lt; 8)          </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 2223</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0          (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 2224</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1          (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafb5528381fb64ffbcc719de478391ae2"> 2225</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2          (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6082700946fc61a6f9d6209e258fcc14"> 2226</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3          (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0ebb9e631876435e276211d88e797386"> 2228</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS           (0x3U &lt;&lt; 12)         </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga00b43cd09557a69ed10471ed76b228d8"> 2229</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0         (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabf12f04862dbc92ca238d1518b27b16b"> 2230</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1         (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga331a1d5f39d5f47b5409054e693fc651"> 2232</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE            (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 2233</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP            (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_DIER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 2236</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE            (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 2237</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE          (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga757c59b690770adebf33e20d3d9dec15"> 2238</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4edf003f04bcf250bddf5ed284201c2e"> 2239</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6ad0f562a014572793b49fe87184338b"> 2240</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE          (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade8a374e04740aac1ece248b868522fe"> 2241</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE          (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 2242</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE            (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 2243</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE            (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab9f47792b1c2f123464a2955f445c811"> 2244</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE            (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae181bb16ec916aba8ba86f58f745fdfd"> 2245</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE          (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga58f97064991095b28c91028ca3cca28e"> 2246</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE          (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 2247</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE          (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaba034412c54fa07024e516492748614"> 2248</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE          (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 2249</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE          (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a752d4295f100708df9b8be5a7f439d"> 2250</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE            (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_SR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 2253</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga449a61344a97608d85384c29f003c0e9"> 2254</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF            (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga25a48bf099467169aa50464fbf462bd8"> 2255</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF            (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3cf234a1059c0a04799e88382cdc0f2"> 2256</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF            (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacade8a06303bf216bfb03140c7e16cac"> 2257</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF            (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga91775c029171c4585e9cca6ebf1cd57a"> 2258</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF            (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7c8b16f3ced6ec03e9001276b134846e"> 2259</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF              (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 2260</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF              (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga819c4b27f8fa99b537c4407521f9780c"> 2261</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF            (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3b7798da5863d559ea9a642af6658050"> 2262</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF            (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf7a2d4c831eb641ba082156e41d03358"> 2263</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF            (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga81ba979e8309b66808e06e4de34bc740"> 2264</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF            (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_EGR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga16f52a8e9aad153223405b965566ae91"> 2267</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG              (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0a1318609761df5de5213e9e75b5aa6a"> 2268</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G            (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5423de00e86aeb8a4657a509af485055"> 2269</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G            (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga064d2030abccc099ded418fd81d6aa07"> 2270</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G            (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 2271</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G            (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb06f8bb364307695c7d6a028391de7b"> 2272</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG            (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2eabface433d6adaa2dee3df49852585"> 2273</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG              (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 2274</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG              (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCMR1 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga95291df1eaf532c5c996d176648938eb"> 2277</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S          (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1e4968b5500d58d1aebce888da31eb5d"> 2278</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga299207b757f31c9c02471ab5f4f59dbe"> 2279</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1        (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 2281</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE         (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 2282</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE         (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6ddb3dc889733e71d812baa3873cb13b"> 2284</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M          (0x7U &lt;&lt; 4)          </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 2285</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0        (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 2286</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1        (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac024f6b9972b940925ab5786ee38701b"> 2287</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2        (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8f44c50cf9928d2afab014e2ca29baba"> 2289</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE         (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 2291</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S          (0x3U &lt;&lt; 8)          </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 2292</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0        (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 2293</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1        (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 2295</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE         (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabddbf508732039730125ab3e87e9d370"> 2296</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE         (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 2298</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M          (0x7U &lt;&lt; 12)         </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbb68b91da16ffd509a6c7a2a397083c"> 2299</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0        (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaedb673b7e2c016191579de704eb842e4"> 2300</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1        (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 2301</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2        (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 2303</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE         (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab46b7186665f5308cd2ca52acfb63e72"> 2307</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC        (0x3U &lt;&lt; 2)          </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga05673358a44aeaa56daefca67341b29d"> 2308</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0      (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf42b75da9b2f127dca98b6ca616f7add"> 2309</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1      (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 2311</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F          (0xFU &lt;&lt; 4)          </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7dde4afee556d2d8d22885f191da65a6"> 2312</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0        (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga201491465e6864088210bccb8491be84"> 2313</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1        (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabaa55ab1e0109b055cabef579c32d67b"> 2314</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2        (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23da95530eb6d6451c7c9e451a580f42"> 2315</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3        (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 2317</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC        (0x3U &lt;&lt; 10)         </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 2318</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0      (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae861d74943f3c045421f9fdc8b966841"> 2319</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1      (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b942752d686c23323880ff576e7dffb"> 2321</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F          (0xFU &lt;&lt; 12)         </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5d75acd7072f28844074702683d8493f"> 2322</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0        (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 2323</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1        (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga932148c784f5cbee4dfcafcbadaf0107"> 2324</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2        (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafece48b6f595ef9717d523fa23cea1e8"> 2325</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3        (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCMR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2eabcc7e322b02c9c406b3ff70308260"> 2328</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S          (0x3U &lt;&lt; 0)          </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 2329</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0        (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4bed6648aad6e8d16196246b355452dc"> 2330</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1        (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae6d8d2847058747ce23a648668ce4dba"> 2332</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE         (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga276fd2250d2b085b73ef51cb4c099d24"> 2333</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE         (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52095cae524adb237339bfee92e8168a"> 2335</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M          (0x7U &lt;&lt; 4)          </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga899b26ffa9c5f30f143306b8598a537f"> 2336</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0        (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga91476ae2cc3449facafcad82569e14f8"> 2337</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1        (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga20394da7afcada6c3fc455b05004cff5"> 2338</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2        (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4209d414df704ce96c54abb2ea2df66a"> 2340</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE         (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga294e216b50edd1c2f891143e1f971048"> 2342</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S          (0x3U &lt;&lt; 8)          </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 2343</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0        (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6386ec77a3a451954325a1512d44f893"> 2344</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1        (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga70dc197250c2699d470aea1a7a42ad57"> 2346</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE         (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 2347</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE         (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 2349</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M          (0x7U &lt;&lt; 12)         </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad866f52cce9ce32e3c0d181007b82de5"> 2350</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0        (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafd97b1c86dd4953f3382fea317d165af"> 2351</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1        (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 2352</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2        (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 2354</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE         (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 2358</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC        (0x3U &lt;&lt; 2)          </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga588513395cbf8be6f4749c140fbf811c"> 2359</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0      (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacd27b9bdcc161c90dc1712074a66f29d"> 2360</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1      (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad218af6bd1de72891e1b85d582b766cd"> 2362</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F          (0xFU &lt;&lt; 4)          </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 2363</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0        (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26f92a3f831685d6df7ab69e68181849"> 2364</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1        (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 2365</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2        (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 2366</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3        (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 2368</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC        (0x3U &lt;&lt; 10)         </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga80f7d206409bc551eab06819e17451e4"> 2369</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0      (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf6690f5e98e02addd5e75643767c6d66"> 2370</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1      (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad51653fd06a591294d432385e794a19e"> 2372</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F          (0xFU &lt;&lt; 12)         </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 2373</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0        (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac4dcc1562c0c017493e4ee6b32354e85"> 2374</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1        (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2b96de7db8b71ac7e414f247b871a53c"> 2375</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2        (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga25d0f55e5b751f2caed6a943f5682a09"> 2376</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3        (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 2379</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E           (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0ca0aedba14241caff739afb3c3ee291"> 2380</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P           (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga813056b3f90a13c4432aeba55f28957e"> 2381</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga403fc501d4d8de6cabee6b07acb81a36"> 2382</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga76392a4d63674cd0db0a55762458f16c"> 2383</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E           (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3136c6e776c6066509d298b6a9b34912"> 2384</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P           (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6a784649120eddec31998f34323d4156"> 2385</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE          (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga387de559d8b16b16f3934fddd2aa969f"> 2386</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP          (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 2387</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E           (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 2388</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P           (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 2389</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE          (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4029686d3307111d3f9f4400e29e4521"> 2390</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP          (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga940b041ab5975311f42f26d314a4b621"> 2391</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E           (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 2392</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P           (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CNT register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 2395</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT             (0xFFFFFU)           </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_PSC register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaefb85e4000ddab0ada67c5964810da35"> 2398</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC             (0xFFFFU)            </span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_ARR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gace50256fdecc38f641050a4a3266e4d9"> 2401</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR             (0xFFFFFU)           </span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_RCR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadcef8f28580e36cdfda3be1f7561afc7"> 2404</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP             (0xFFU)              </span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCR1 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac927cc11eff415210dcf94657d8dfbe0"> 2407</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1           (0xFFFFFU)           </span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 2410</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2           (0xFFFFFU)           </span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCR3 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4e85064d37d387851e95c5c1f35315a1"> 2413</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3           (0xFFFFFU)           </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_CCR4 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15c9dd67a6701b5498926ae536773eca"> 2416</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4           (0xFFFFFU)           </span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for TIM_BDTR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 2419</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG            (0xFFU &lt;&lt; 0)         </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 2420</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0          (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 2421</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1          (0x1U &lt;&lt; 1)          </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2f06a132eba960bd6cc972e3580d537c"> 2422</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2          (0x1U &lt;&lt; 2)          </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae7868643a65285fc7132f040c8950f43"> 2423</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3          (0x1U &lt;&lt; 3)          </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga503b44e30a5fb77c34630d1faca70213"> 2424</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4          (0x1U &lt;&lt; 4)          </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 2425</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5          (0x1U &lt;&lt; 5)          </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf7d418cbd0db89991522cb6be34a017e"> 2426</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6          (0x1U &lt;&lt; 6)          </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac945c8bcf5567912a88eb2acee53c45b"> 2427</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7          (0x1U &lt;&lt; 7)          </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 2429</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK           (0x3U &lt;&lt; 8)          </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabbd1736c8172e7cd098bb591264b07bf"> 2430</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0         (0x1U &lt;&lt; 8)          </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga756df80ff8c34399435f52dca18e6eee"> 2431</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1         (0x1U &lt;&lt; 9)          </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 2433</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI           (0x1U &lt;&lt; 10)         </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 2434</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR           (0x1U &lt;&lt; 11)         </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 2435</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE            (0x1U &lt;&lt; 12)         </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3247abbbf0d00260be051d176d88020e"> 2436</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP            (0x1U &lt;&lt; 13)         </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga59f15008050f91fa3ecc9eaaa971a509"> 2437</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE            (0x1U &lt;&lt; 14)         </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga277a096614829feba2d0a4fbb7d3dffc"> 2438</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE            (0x1U &lt;&lt; 15)         </span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">/*---                           External Interrupt/Event Controller (EXTI)                           ---*/</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">/********************************  Bit definition for EXTI_IMR register  ********************************/</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad03b2ba6cde99065627fccabd54ac097"> 2445</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaaf3f9a86c620149893db38c83f8ba58"> 2446</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 2447</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 2448</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23e920ad334439cd2ad4d683054914e3"> 2449</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4               ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2450</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5               ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5533c8ec796e3bbc9dc4474376056e06"> 2451</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab620165d3fea1c564fcf1016805a1a8e"> 2452</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 2453</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 2454</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 2455</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10              ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 2456</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11              ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad21caf923d2083fb106852493667c16e"> 2457</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12              ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 2458</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13              ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab8827cee06670f256bc8f6301bea9cab"> 2459</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga88d9990be7f8f9e530a9f930a365fa44"> 2460</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 2461</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4489fa85d1552b8f40faed93483a5d35"> 2462</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga05e16f2cda40cca58a45458cc44d510f"> 2463</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for EXTI_EMR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 2466</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2467</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 2468</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga73944983ce5a6bde9dc172b4f483898c"> 2469</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab80f809ead83e747677a31c80c6aae03"> 2470</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4               ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga65976f75b703f740dea3562ba3b8db59"> 2471</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5               ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 2472</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbb27ff8664928994ef96f87052d14be"> 2473</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4ed4b371da871ffd0cc12ee00147282f"> 2474</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga109af342179fff1fccfdde582834867a"> 2475</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2476</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10              ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2477</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11              ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15732553e5b0de9f58180a0b024d4cad"> 2478</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12              ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2479</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13              ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2480</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2481</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga34b1a6934265da759bc061f73d5d1374"> 2482</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2483</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga25eee729b57b4c78a0613c184fc539e5"> 2484</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for EXTI_RTSR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb1823a87cd797a6066681a3256cecc6"> 2487</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1c42cc3763c52d1061b32219fc441566"> 2488</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1c073b519f09b130e4ab4039823e290c"> 2489</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga090f295579a774c215585a55e5066b11"> 2490</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3              ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2491</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4              ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac57b970ebc88f7bb015119ece9dd32de"> 2492</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5              ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2493</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2494</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2495</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8              ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3127246b2db3571b00c6af2453941d17"> 2496</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9              ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2497</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10             ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2498</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11             ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0423be12bfb13f34eec9656d6d274e04"> 2499</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12             ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2500</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13             ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga95b0d883fa0fbc49105bda5596463cda"> 2501</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14             ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4fe54b09102a18676829c0bafb0aead2"> 2502</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15             ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2503</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16             ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2504</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17             ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2505</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for EXTI_FTSR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2508</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2509</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9c4503803cbe1933cd35519cfc809041"> 2510</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2511</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3              ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2512</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4              ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2513</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5              ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2514</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf408315e497b902922a9bf40a4c6f567"> 2515</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga00f1bded4d121e21116627b8e80784fc"> 2516</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8              ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2517</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9              ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac9a2b80699a213f0d2b03658f21ad643"> 2518</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10             ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2519</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11             ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3992511ec1785bdf107873b139d74245"> 2520</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12             ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0714519a1edcba4695f92f1bba70e825"> 2521</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13             ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2522</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14             ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2523</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15             ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2524</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16             ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga009e618c9563b3a8dcaec493006115c7"> 2525</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17             ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga405285cdc474ee20085b17ef1f61517e"> 2526</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for EXTI_SWIER register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2529</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2530</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1          ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6bea1dbaf71e830dd357135524166f4c"> 2531</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2          ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2532</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3          ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2533</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4          ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa5b4ace22acacac13ce106b2063a3977"> 2534</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5          ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad8ad0142288597993852e4cf350f61ed"> 2535</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2536</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7          ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e83a373926804449d500b115e9090ce"> 2537</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8          ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab102aa929ffe463ffe9f2db651704a61"> 2538</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9          ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2539</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10         ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2540</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11         ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5d67869db50c848f57633ebf00566539"> 2541</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12         ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga930a1d03fe3c32bd65a336ccee418826"> 2542</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13         ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad5d645db667cd63d1a9b91963c543a4b"> 2543</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14         ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2544</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15         ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2545</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0da944251419887af3a87c86080fb455"> 2546</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2547</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for EXTI_PR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2550</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2551</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga085d2105381752a0aadc9be5a93ea665"> 2552</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga064dab3e0d5689b92125713100555ce0"> 2553</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2554</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga319e167fa6e112061997d9a8d79f02f8"> 2555</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf6f47cd1f602692258985784ed5e8e76"> 2556</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2557</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2558</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2fcc64f03d79af531febc077f45c48eb"> 2559</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1ef8e9c691b95763007ed228e98fa108"> 2560</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2561</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae1a68025056b8c84bb13635af5e2a07c"> 2562</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3471c79d5b19813785387504a1a5f0c4"> 2563</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae5396ec2dbbee9d7585224fa12273598"> 2564</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga149f9d9d6c1aab867734b59db1117c41"> 2565</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa47e5b07d5a407198e09f05262f18bba"> 2566</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2567</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2568</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">/*---                                 Alternate Function I/O (AFIO)                                  ---*/</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/********************************  Bit definition for AFIO_EXTICR1 register  ********************************/</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1b23cf676a6b8f351242be80ffc9a2e3"> 2575</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_Msk               ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga742cb1800b4485a6cbbb55b0f317d3ff"> 2576</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_Msk               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4cd5f4093c9939b867eee45ea7b39690"> 2577</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_Msk               ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa635878b391b1f764bf0895584e885a9"> 2578</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_Msk               ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadabd0f90ffee34a14d6a1f000ae2eaa4"> 2581</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 2582</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6bdcac7c0d6ef7acd5f32467fa018568"> 2583</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga92350544b7f821599e31dc8aa559af40"> 2584</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((uint16_t)0x0003)            </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab3a7d9c289eaf89afa117634e212cfc4"> 2587</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafcca06b23b4ec1fdb91a45cc873becc6"> 2588</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga65af4023576cc741299122a64ae1b383"> 2589</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15bf0d1d0725edac1ad4eb396e6175bb"> 2590</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((uint16_t)0x0030)            </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5d7b7b9307dea62bace42fe51133ca7e"> 2593</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad510aa89b9819d17e63b7573fc4aa646"> 2594</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf344e3fb3d2317acb4605eb26fc01a86"> 2595</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac80da160b943d018c9dc1116d372ebce"> 2596</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga997512c89370ea344a2bcd5c93bd58f5"> 2599</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac29af6af53fe4ef204e27297b01f67c2"> 2600</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4debafaa8694c4065cd9e24a248cb52e"> 2601</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for AFIO_EXTICR2 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gace5bcfaa995e08d1d540483d0abc7f90"> 2604</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_Msk               ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0426889a62f79f7debe250dbdbae0902"> 2605</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_Msk               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2"> 2606</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_Msk               ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga243f3289554f032bcc00baf2708cf753"> 2607</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_Msk               ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae09cf2c0e2b506bdd041f55bdb40b21e"> 2610</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5389cf9203b09f15d3b849d722285172"> 2611</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6865341c5319938ce60eac3333799f6a"> 2612</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadc989656f3311661f081e3b64ce97300"> 2615</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga413820e35ed4ee872607877ad95677cb"> 2616</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabf7865926d5956e9475cc0c066b04422"> 2617</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga972dc06c372f38c996d93ef7a1c1f85e"> 2620</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf2995275d7c77d46e8bd137aa82ef716"> 2621</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b"> 2622</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2d447f7884e518e9d7799ad2d6d55405"> 2625</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadc1080e69a26838459bb949862d4ae79"> 2626</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae15ae0750d0d996c309c2c5e25dd6f9e"> 2627</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for AFIO_EXTICR3 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab9a5d046954f07913fff80f7f91250fa"> 2630</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_Msk               ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga34c85179a344af89f56d52cc073b4417"> 2631</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_Msk               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga15d068b7ec76eaa58f2024d2015a9970"> 2632</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_Msk              ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga27b37e19c74fe376e13096bdc7f6d1d9"> 2633</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_Msk              ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8"> 2636</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga45c438d1e706eb5b3ae511bea340be86"> 2637</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac883bc8858f41cb30b4f3e21e7a57365"> 2638</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafb41e2364549947ff3cc5dbabbb44b8b"> 2641</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaca9f3a38dac41c2f33267f1e7d4c6464"> 2642</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3b24f72385c49b4660b8ace02ed1ebb6"> 2643</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga27a139540b2db607b4fd61bcba167b1d"> 2646</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabaccb0d21cdfac29d44e044f80bfd551"> 2647</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga82d32aa776a2a0610d06ea925f083f3c"> 2648</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga113fe92dc8f073fc04f6ba13fcccc435"> 2651</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga68ced8ddefa2584cb540197a681ae3aa"> 2652</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb0b957f573e9058d46707823f76544b"> 2653</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for AFIO_EXTICR4 register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2a174623c5939a460537efc47c984cd1"> 2656</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_Msk              ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga365e2b7c518c8ae95cbae9a2591f4c62"> 2657</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_Msk              ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga57625bb6df4f4fa41035bc24966fbe1c"> 2658</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_Msk              ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf8629da9086b8d439e84335964dd2167"> 2659</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_Msk              ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI12 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab14150cfe378ed40761843c901b55424"> 2662</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0372dff2ea38e52dc120abae0a9f614b"> 2663</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4e2751b2064faf2a8486dc8ebc3df06b"> 2664</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI13 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaef099d495c88bf713d4f1df6d1e757f8"> 2667</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae27c1cded5adf9c8d86937cfcba79772"> 2668</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga725c50feb4fd0a4e88ac48966ece7ec8"> 2669</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4a0b67834bf0f920169b07dacb4ea275"> 2672</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0722a6e78dec2d4feb9e30e9e1d209b2"> 2673</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7e046a51a11685706f585ea9fcb28aae"> 2674</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1523da936a40d9d9ef6aba6d47154c5"> 2677</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade31635e0f311f643cf6ad8a6920a7a8"> 2678</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga73739a4bd90e11b9c24110728fd703c1"> 2679</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/*---                                      Real-Time Clock (RTC)                                     ---*/</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">/********************************  Bit definition for RTC_CRH register  ********************************/</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8dd52d261f99a969d9841a4426152b85"> 2687</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_SECIE                       ((uint8_t)0x01)               </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga990a6b449f70249a1a4baf19f64617d9"> 2688</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_ALRIE                       ((uint8_t)0x02)               </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga04e23d339e15dbf883dbedb054cd1706"> 2689</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_OWIE                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_CRL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c039206fc5c1506aba666387c5d34c8"> 2692</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_SECF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaca9bce7cb58e637876d1154710305563"> 2693</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_ALRF                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad801db5fbfc407b1959647765076b299"> 2694</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_OWF                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae6fefe3020ad4d61b54a516e8a65f30d"> 2695</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RSF                         ((uint8_t)0x08)               </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3829687c89579c020665c19b8937a820"> 2696</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_CNF                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6bc57b1110a53b82e4445c4770203fe8"> 2697</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RTOFF                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_PRLH register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5209d66a77da940d9a187bbaf73dc8a0"> 2700</a></span>&#160;<span class="preprocessor">#define  RTC_PRLH_PRL                        ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_PRLL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac1cd2db7134d6b3e21477ed466dd4d7c"> 2703</a></span>&#160;<span class="preprocessor">#define  RTC_PRLL_PRL                        ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_DIVH register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae88e723f16ec20925d0bc545428a6670"> 2706</a></span>&#160;<span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_DIVL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabe06c3de2b371556e207e5079feb9afd"> 2709</a></span>&#160;<span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_CNTH register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga256cb0c8e461f345df89d77dae7c31a9"> 2712</a></span>&#160;<span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_CNTL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa079440c3cb1b864f226231f11664e5e"> 2715</a></span>&#160;<span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_ALRH register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5"> 2718</a></span>&#160;<span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for RTC_ALRL register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga27e762953f42cf0a323a4372cd780c22"> 2721</a></span>&#160;<span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">/*---                                     Backup Registers (BKP)                                     ---*/</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">/********************************  Bit definition for BKP_RTCCR register  *********************************/</span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857"> 2732</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CAL                       ((uint16_t)0x007F)     </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga639d569ffd9211519b910c1e6304f7b3"> 2733</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CCO                       ((uint16_t)0x0080)     </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga924692225ba4db945660687fe47f50b4"> 2734</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((uint16_t)0x0100)     </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8d017e8f3c09696cd74e170a95966be4"> 2735</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((uint16_t)0x0200)     </span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for BKP_CR register  *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbb835fd9fbe4d74e598d15de3c12e63"> 2738</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPE                          ((uint8_t)0x01)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga28cd1469212463d8a772b0b67543d320"> 2739</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPAL                         ((uint8_t)0x02)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for BKP_CSR register  *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad8cec91d3c30db07961227bcea5c5452"> 2742</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTE                         ((uint16_t)0x0001)     </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad7dc97ae504ef58fb2137c1fdd02fc4e"> 2743</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTI                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga38baaf48576f4b3ab209369e04d468ad"> 2744</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TPIE                        ((uint16_t)0x0004)     </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga71a05fe4e45b0dc0b1f970e51085678d"> 2745</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TEF                         ((uint16_t)0x0100)     </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3a8317e460ec3e18c78869beacd0bac8"> 2746</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TIF                         ((uint16_t)0x0200)     </span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/*---                                     Window watchdog (WWDG)                                     ---*/</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">/********************************  Bit definition for WWDG_CR register  ********************************/</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga400774feb33ed7544d57d6a0a76e0f70"> 2756</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4d510237467b8e10ca1001574671ad8e"> 2757</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 2758</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 2759</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab1e344f4a12c60e57cb643511379b261"> 2760</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 2761</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 2762</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab3a493575c9a7c6006a3af9d13399268"> 2763</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab647e9997b8b8e67de72af1aaea3f52f"> 2765</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for WWDG_CFR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 2768</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae37e08098d003f44eb8770a9d9bd40d0"> 2769</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga698b68239773862647ef5f9d963b80c4"> 2770</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga166845425e89d01552bac0baeec686d9"> 2771</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga344253edc9710aa6db6047b76cce723b"> 2772</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 2773</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8032c21626b10fcf5cd8ad36bc051663"> 2774</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga106cdb96da03ce192628f54cefcbec2f"> 2775</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga067b1d8238f1d5613481aba71a946638"> 2777</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4858525604534e493b8a09e0b04ace61"> 2778</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 2779</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga931941dc5d795502371ac5dd8fbac1e9"> 2781</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for WWDG_SR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 2784</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">/*---                                  Independent watchdog (IWDG)                                   ---*/</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">/********************************  Bit definition for IWDG_KR register  ********************************/</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 2792</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for IWDG_PR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4de39c5672f17d326fceb5adc9adc090"> 2795</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9b727e7882603df1684cbf230520ca76"> 2796</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafba2551b90c68d95c736a116224b473e"> 2797</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 2798</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for IWDG_RLR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga87024bbb19f26def4c4c1510b22d3033"> 2801</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for IWDG_SR register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga269bd5618ba773d32275b93be004c554"> 2804</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadffb8339e556a3b10120b15f0dacc232"> 2805</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8b7f27694281e4cad956da567e5583b2"> 2815</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3dc295c5253743aeb2cda582953b7b53"> 2816</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabc9f07589bb1a4e398781df372389b56"> 2817</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7340a01ffec051c06e80a037eee58a14"> 2818</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga45eb11ad986d8220cde9fa47a91ed222"> 2819</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad424b67dbb4242a5d2b4173bbb0b6223"> 2820</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EMP                          ((uint8_t)0x20)              </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa8286bf60c8997430996ce4936800361"> 2821</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVF                          ((uint8_t)0x40)              </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 2825</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga18725d77c35c173cdb5bdab658d9dace"> 2826</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafcd37244d74db7c9a34a4f08b94301ae"> 2827</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga625eebdc95937325cad90a151853f5a0"> 2828</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafb768d4aafbabc114d4650cf962392ec"> 2829</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 2830</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa39fee2e812a7ca45998cccf32e90aea"> 2832</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacd44f86b189696d5a3780342516de722"> 2833</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 2834</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 2835</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5c9fc31f19c04033dfa98e982519c451"> 2836</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6353cb0d564410358b3a086dd0241f8c"> 2837</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabd690297fc73fca40d797f4c90800b9a"> 2838</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacd06a2840346bf45ff335707db0b6e30"> 2839</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeaa416a291023449ae82e7ef39844075"> 2841</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 2842</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga39940d3611126052f4f748934c629ebf"> 2843</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 2844</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4886de74bcd3a1e545094089f76fd0b3"> 2846</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 2847</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga89b646f092b052d8488d2016f6290f0e"> 2851</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 2852</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2932a0004cf17558c1445f79baac54a1"> 2853</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CAL                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga76a91ece4a71450541ef2637fdcdfdea"> 2854</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacad8ad5c7e4cc952840346a67f7f2f87"> 2855</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMAEN                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeb16b667a2ac7aaf87246480f1a27360"> 2856</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JDMAEN                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7a3cf20a20fdcc1c95855c37c0fc32b1"> 2857</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSYNC                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf5950b5a7438a447584f6dd86c343362"> 2858</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 2860</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa70c1f30e2101e2177ce564440203ba3"> 2861</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 2862</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga571bb97f950181fedbc0d4756482713d"> 2863</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa17af96980f14bc008357812c13bc4b3"> 2865</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2985a2d6714e12584ee488248c8519b1"> 2866</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSYNC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 2868</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 2869</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a6725419743a8d01b4a223609952893"> 2870</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5c2322988b5fff19d012d9179d412ad0"> 2871</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1c0cfed2e6b3dfe7a8794b29822e314c"> 2873</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 2874</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5eae65bad1a6c975e1911eb5ba117468"> 2875</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae97d1f61aa9d8c2279557f18e7303308"> 2876</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga32242a2c2156a012a7343bcb43d490d0"> 2879</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8a8996c53042759f01e966fb00351ebf"> 2880</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 2881</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 2882</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 2884</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga60780d613953f48a2dfc8debce72fb28"> 2885</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 2886</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 2887</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga433b5a7d944666fb7abed3b107c352fc"> 2889</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 2890</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 2891</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 2892</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2df120cd93a177ea17946a656259129e"> 2894</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga49e7444d6cf630eccfd52fb4155bd553"> 2895</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 2896</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac4cd285d46485136deb6223377d0b17c"> 2897</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab1574fc02a40f22fc751073e02ebb781"> 2899</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9243898272b1d27018c971eecfa57f78"> 2900</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 2901</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8e658a8b72bac244bf919a874690e49e"> 2902</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5ae0043ad863f7710834217bc82c8ecf"> 2904</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 2905</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 2906</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga045285e1c5ab9ae570e37fe627b0e117"> 2907</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2925d05347e46e9c6a970214fa76bbec"> 2909</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae1a7d0ef695bd2017bcda3949f0134be"> 2910</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga793ff2f46f51e1d485a9bd728687bf15"> 2911</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gade321fdbf74f830e54951ccfca285686"> 2912</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 2914</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga42b004d74f288cb191bfc6a327f94480"> 2915</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3ac4c21586d6a353c208a5175906ecc1"> 2916</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac81ceec799a7da2def4f33339bd5e273"> 2917</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 2920</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 2921</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1d5b6e025d8e70767914c144793b93e6"> 2922</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga361de56c56c45834fc837df349f155dc"> 2923</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 2925</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 2926</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 2927</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 2928</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaea6e1e298372596bcdcdf93e763b3683"> 2930</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 2931</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga83fe79e3e10b689a209dc5a724f89199"> 2932</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad580d376e0a0bcb34183a6d6735b3122"> 2933</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga081c3d61e5311a11cb046d56630e1fd0"> 2935</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 2936</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 2937</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga40682268fa8534bd369eb64a329bdf46"> 2938</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeab838fcf0aace87b2163b96d208bb64"> 2940</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae4123bce64dc4f1831f992b09d6db4f2"> 2941</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3edf57b459804d17d5a588dd446c763"> 2942</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 2943</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9500281fa740994b9cfa6a7df8227849"> 2945</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 2946</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab4de4f6c62646be62d0710dc46eb5e88"> 2947</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6c19081d82f2c6478c6aefc207778e1e"> 2948</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga64cd99c27d07298913541dbdc31aa8ae"> 2950</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadbebc0a7f368e5846408d768603d9b44"> 2951</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 2952</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga4139fac7e8ba3e604e35ba906880f909"> 2953</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 2955</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6f30003c59ab6c232d73aa446c77651a"> 2956</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0c8708fc97082257b43fa4534c721068"> 2957</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2e42897bdc25951a73bac060a7a065ca"> 2958</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0695c289e658b772070a7f29797e9cc3"> 2960</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab5f1d2290107eda2dfee33810779b0f6"> 2961</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 2962</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 2963</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5348f83daaa38060702d7b9cfe2e4005"> 2965</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga892f18c89fbaafc74b7d67db74b41423"> 2966</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 2967</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga070135017850599b1e19766c6aa31cd1"> 2968</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad76f97130b391455094605a6c803026c"> 2971</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1b15a9e9ce10303e233059c1de6d956c"> 2974</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga743e4c3a7cefc1a193146e77791c3985"> 2977</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gada0937f2f6a64bd6b7531ad553471b8d"> 2980</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad685f031174465e636ef75a5bd7b637d"> 2983</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac7ac18b970378acf726f04ae68232c24"> 2986</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1ae1998c0dd11275958e7347a92852fc"> 2989</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga40d24ddd458198e7731d5abf9d15fc08"> 2990</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 2991</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 2992</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga412374f7ce1f62ee187c819391898778"> 2993</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 2994</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab0251199146cb3d0d2c1c0608fbca585"> 2996</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacde3a6d9e94aa1c2399e335911fd6212"> 2997</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 2998</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaeea616e444521cd58c5d8d574c47ccf0"> 2999</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 3000</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 3001</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23222c591c6d926f7a741bc9346f1d8f"> 3003</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 3004</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac00e343ff0dd8f1f29e897148e3e070a"> 3005</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 3006</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadf676d45ba227a2dc641b2afadfa7852"> 3007</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 3008</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafecb33099669a080cede6ce0236389e7"> 3010</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3404d0bf04b8561bf93455d968b77ea9"> 3011</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 3012</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf59e4a113346ac3daf6829c3321444f5"> 3013</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 3014</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7af851b5898b4421958e7a100602c8cd"> 3015</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 3017</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga00ec56fbf232492ec12c954e27d03c6c"> 3018</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52708c6570da08c295603e5b52461ecd"> 3019</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 3020</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaffdd34daa55da53d18055417ae895c47"> 3021</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa9f66f702fc124040956117f20ef8df4"> 3024</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga12bbc822c10582a80f7e20a11038ce96"> 3025</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 3026</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga74bda24f18a95261661a944cecf45a52"> 3027</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2697675d008dda4e6a4905fc0f8d22af"> 3028</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 3029</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 3031</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga858717a28d6c26612ad4ced46863ba13"> 3032</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2d06168a43b4845409f2fb9193ee474a"> 3033</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 3034</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga23e22da18926dd107adc69282a445412"> 3035</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gacadd092f31f37bb129065be175673c63"> 3036</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 3038</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gace032949b436d9af8a20ea10a349d55b"> 3039</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 3040</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3389c07a9de242151ffa434908fee39d"> 3041</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 3042</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga910e5bda9852d49117b76b0d9f420ef2"> 3043</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 3045</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab5a36056dbfce703d22387432ac12262"> 3046</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga09a1de734fe67156af26edf3b8a61044"> 3047</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 3048</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga24d63e60eabad897aa9b19dbe56da71e"> 3049</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7df899f74116e6cb3205af2767840cfb"> 3050</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 3052</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 3053</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3e142789d2bd0584480e923754544ff5"> 3054</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad6b844fe698c16437e91c9e05a367a4c"> 3055</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1a8127191e3c48f4e0952bdb5e196225"> 3056</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 3057</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga8731660b1710e63d5423cd31c11be184"> 3059</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 3060</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab5930c4a07d594aa23bc868526b42601"> 3061</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga377805a21e7da2a66a3913a77bcc1e66"> 3062</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2e3b45cac9aeb68d33b31a0914692857"> 3063</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 3064</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52491114e8394648559004f3bae718d9"> 3067</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 3068</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 3069</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 3070</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 3071</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 3072</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga60637fb25c099f8da72a8a36211f7a8c"> 3074</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaede0302eb64f023913c7a9e588d77937"> 3075</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga158ab7429a864634a46c81fdb51d7508"> 3076</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae729e21d590271c59c0d653300d5581c"> 3077</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf65c33275178a8777fa8fed8a01f7389"> 3078</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 3079</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 3081</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 3082</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga214580377dd3a424ad819f14f6b025d4"> 3083</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabae2353b109c9cda2a176ea1f44db4fe"> 3084</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 3085</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga5279e505b1a59b223f30e5be139d5042"> 3086</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3fc43f70bb3c67c639678b91d852390b"> 3088</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab2a501b20cf758a7353efcb3f95a3a93"> 3089</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 3090</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad0251fa70e400ee74f442d8fba2b1afb"> 3091</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3dc48c3c6b304517261486d8a63637ae"> 3092</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafe23b9e640df96ca84eab4b6b4f44083"> 3093</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaae841d68049442e4568b86322ed4be6f"> 3095</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa1de9fc24755b715c700c6442f4a396b"> 3096</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3f704feb58eecb39bc7f199577064172"> 3097</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga88a7994f637a75d105cc5975b154c373"> 3098</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga31c6fce8f01e75c68124124061f67f0e"> 3099</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6b0cad694c068ea8874b6504bd6ae885"> 3100</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga723792274b16b342d16d6a02fce74ba6"> 3102</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga91b8b5293abd0601c543c13a0b53b335"> 3103</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab29847362a613b43eeeda6db758d781e"> 3104</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 3105</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaed2d7edb11fb84b02c175acff305a922"> 3106</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga78f9e51811549a6797ecfe1468def4ff"> 3107</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 3110</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf3ea38b080462c4571524b5fcbfed292"> 3111</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gabae36d7655fb1dce11e60ffa8e57b509"> 3112</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3e7a96d33f640444b40b70e9ee28671"> 3113</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 3114</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaf2c4baf98380a477cebb01be3e8f0594"> 3115</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3e8446a5857e5379cff8cadf822e15d4"> 3117</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaabf0889d056b56e4a113142b3694166d"> 3118</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga048f97e9e332adb21eca27b647af1378"> 3119</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga18bee187ed94e73b16eeea7501394581"> 3120</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga78b031d11b56e49b2c28c1a79136b48a"> 3121</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga064d6ccde30a22430c658b8efc431e59"> 3122</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 3124</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga12fbc27c3543f23125f632dfa60fdc98"> 3125</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 3126</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga693542d5a536304f364476589ba0bec9"> 3127</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga139ddd01c0faf219dca844477453149e"> 3128</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac1452b8cf4acc90fb522d90751043aac"> 3129</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga39a279051ef198ee34cad73743b996f4"> 3131</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga13e250d329673c02f7a0d24d25e83649"> 3132</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga30dad81d708c35136e2da4e96cfe07b7"> 3133</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 3134</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga52f6571e7efed6a0f72df19c66d3c917"> 3135</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaede3a17ef541039943d9dcd85df223ca"> 3136</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa624d1fe34014b88873e2dfa91f79232"> 3138</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga117a6719241f20dbd765bc34f9ffcd58"> 3139</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 3140</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 3143</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9fbd8801b9c60269ca477062985a08e8"> 3146</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 3149</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 3152</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gada596183c4087696c486546e88176038"> 3155</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_CR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga19d49072470da03134a25663e3a69c8a"> 3159</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_ADVMODE                     ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gafa6efec8e19584637035e6cabb538286"> 3160</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_SAMCHN                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga2127f5c15da3490da84c9962a900c599"> 3161</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_VREFCFG                     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga95ad0071fb90667f5ac50a92629cbf3c"> 3162</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_12BIT                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa62ff7dacf245e87cf57b4fa8fd723c7"> 3163</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_PRS                         ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9827cfe669f611f7bfa4c0746a1a130b"> 3164</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_OVFIE                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga53b673226f9084c002e1a347ea76e453"> 3165</a></span>&#160;<span class="preprocessor">#define  ADC_CR3_EMPIE                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gab4274f6baa61fb0f80e4c0ec894b0a4c"> 3168</a></span>&#160;<span class="preprocessor">#define  ADC_JDMAR_JDATA                     ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="comment">/*------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment">/*---                                         ISO7816 (ISO)                                          ---*/</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">/********************************  Bit definition for ISO_FIFOSR register  *********************/</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define ISO_FIFOSR_FULL           (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define ISO_FIFOSR_EMPTY          (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">/*---                                             CACHE                                              ---*/</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">/********************************  Bit definition for CACHE_CR register  ****************************/</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_Msk      (0xFU)</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_0WS      (0x0U)</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_1WS      (0x1U)</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_2WS      (0x2U)</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_3WS      (0x3U)</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_4WS      (0x4U)</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_5WS      (0x5U)</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_6WS      (0x6U)</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_7WS      (0x7U)</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_8WS      (0x8U)</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_9WS      (0x9U)</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_10WS     (0xAU)</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_11WS     (0xBU)</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_12WS     (0xCU)</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_13WS     (0xDU)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_14WS     (0xEU)</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define CACHE_CR_LATENCY_15WS     (0xFU)</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define CACHE_CR_PREFEN_Msk       (0x3U &lt;&lt; 4)</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define CACHE_CR_PREFEN_OFF       (0x0U &lt;&lt; 4)</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CACHE_CR_PREFEN_ON        (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define CACHE_CR_HIFREQ           (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define CACHE_CR_CHEEN            (0x3U &lt;&lt; 24)</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment">/*---                                              FMC                                               ---*/</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/********************************  Bit definition for FMC_CON register  ********************************/</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad5c549af6374031ba89f71879e2ff396"> 3217</a></span>&#160;<span class="preprocessor">#define FMC_CON_OP_Msk             (0x1FU)        </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define FMC_CON_WREN               (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define FMC_CON_WR                 (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1ea73ffe45601749b671382fc94d1828"> 3222</a></span>&#160;<span class="preprocessor">#define FMC_CON_SETHLDCNT_Msk      (0x7FU &lt;&lt; 8)     </span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for FMC_CRCON register  ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define FMC_CRCON_CRCEN            (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define FMC_CRCON_CRCF             (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define FMC_CRCON_PAUSE            (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define FMC_CRCON_SLOWRD           (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define FMC_CRCON_CRCFIE           (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define FMC_CRCON_PERIOD_Pos       (12U)</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define FMC_CRCON_PERIOD_Msk       (0xFU &lt;&lt; FMC_CRCON_PERIOD_Pos)</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define FMC_CRCON_CRCLEN_Pos       (16U)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define FMC_CRCON_CRCLEN_Msk       (0x3FFU &lt;&lt; FMC_CRCON_CRCLEN_Pos)</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">/********************************  Bit definition for FMC_STAT register  *******************************/</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define FMC_STAT_ERR               (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">/*---                                             ANCTL                                              ---*/</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_BGCR2 register  ***************************/</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define ANCTL_BGCR2_TEMPOUTEN           (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_MHSIENR register  ***************************/</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga3c6a3fbed4e65fff9b0b0b8e01fe544f"> 3251</a></span>&#160;<span class="preprocessor">#define ANCTL_MHSIENR_MHSION            (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_MHSISR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga6b44abe0155acfe30e16bccee4f3c6a9"> 3254</a></span>&#160;<span class="preprocessor">#define ANCTL_MHSISR_MHSIRDY            (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_FHSIENR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga1e59bf8e4dccdf4cf09c5c5590f426fb"> 3257</a></span>&#160;<span class="preprocessor">#define ANCTL_FHSIENR_FHSION            (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_FHSISR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaa3de2a87f76c6f45c8aa16b788c93eeb"> 3260</a></span>&#160;<span class="preprocessor">#define ANCTL_FHSISR_FHSIRDY            (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_LSIENR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga203345d5649afb569045418a213cf3c0"> 3263</a></span>&#160;<span class="preprocessor">#define ANCTL_LSIENR_LSION              (0x1U &lt;&lt; 0)   </span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_LSISR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gac68e07c551fd0628dc8c30239dcdc6b6"> 3266</a></span>&#160;<span class="preprocessor">#define ANCTL_LSISR_LSIRDY              (0x1U &lt;&lt; 0)   </span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_HSECR0 register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define ANCTL_HSECR0_HSEON              (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define ANCTL_HSECR0_BYPASS             (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_HSECR1 register  ***************************/</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define ANCTL_HSECR1_PADOEN             (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_HSESR register  ***************************/</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gaaf907b0f4a1062d7455467f74f018ca7"> 3276</a></span>&#160;<span class="preprocessor">#define ANCTL_HSESR_HSERDY              (0x1U &lt;&lt; 0)   </span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_PLLCR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define ANCTL_PLLCR_PLLMUL_Msk          (0x3U &lt;&lt; 6)</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define ANCTL_PLLCR_PLLMUL_24           (0x0U &lt;&lt; 6)</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define ANCTL_PLLCR_PLLMUL_20           (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define ANCTL_PLLCR_PLLMUL_16           (0x2U &lt;&lt; 6)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define ANCTL_PLLCR_PLLMUL_12           (0x3U &lt;&lt; 6)</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_PLLENR register  ***************************/</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad3c603044a3ae633bba5ce34c9163372"> 3286</a></span>&#160;<span class="preprocessor">#define ANCTL_PLLENR_PLLON              (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_PLLSR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define ANCTL_PLLSR_PLLRDY_Msk          (0x3U)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_PVDCR register  ***************************/</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_Msk             (0x7U)</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV0            (0x0U)</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV1            (0x1U)</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV2            (0x2U)</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV3            (0x3U)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV4            (0x4U)</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV5            (0x5U)</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV6            (0x6U)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define ANCTL_PVDCR_PLS_LEV7            (0x7U)</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_PVDENR register  ***************************/</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga66dee102c5401b1aad448153d0c4b16c"> 3303</a></span>&#160;<span class="preprocessor">#define ANCTL_PVDENR_PVDE               (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_SARENR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga9b17197b412bfa728635dc6022be79bf"> 3306</a></span>&#160;<span class="preprocessor">#define ANCTL_SARENR_SAREN              (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="comment">/********************************  Bit definition for ANCTL_USBPCR register  ***************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#gad8e15898004535d3ba29e98565433f18"> 3309</a></span>&#160;<span class="preprocessor">#define ANCTL_USBPCR_USBPEN             (0x1U &lt;&lt; 0)    </span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define ANCTL_USBPCR_DPPUEN             (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define ANCTL_USBPCR_HIGHRESEN          (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define ANCTL_USBPCR_DMSTEN             (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define ANCTL_USBPCR_DPSTEN             (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_CMPACR register  ***************************/</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define ANCTL_CMPACR_PSEL_Msk           (0xFU &lt;&lt; 0)</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define ANCTL_CMPACR_NSEL_Msk           (0xFU &lt;&lt; 4)</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define ANCTL_CMPACR_CMPAEN             (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_CMPBCR register  ***************************/</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define ANCTL_CMPBCR_PSEL_Msk           (0xFU &lt;&lt; 0)</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define ANCTL_CMPBCR_NSEL_Msk           (0xFU &lt;&lt; 4)</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define ANCTL_CMPBCR_CMPBEN             (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_ISR register  ***************************/</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define ANCTL_ISR_MHSIIS                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define ANCTL_ISR_FHSIIS                (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define ANCTL_ISR_LSIIS                 (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define ANCTL_ISR_HSEIS                 (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define ANCTL_ISR_LSEIS                 (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define ANCTL_ISR_PLLIS                 (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define ANCTL_ISR_DCSSIS                (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_IER register  ***************************/</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define ANCTL_IER_MHSIIE                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define ANCTL_IER_FHSIIE                (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define ANCTL_IER_LSIIE                 (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define ANCTL_IER_HSEIE                 (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define ANCTL_IER_LSEIE                 (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define ANCTL_IER_PLLIE                 (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_ICR register  ***************************/</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define ANCTL_ICR_MHSIIC                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define ANCTL_ICR_FHSIIC                (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define ANCTL_ICR_LSIIC                 (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define ANCTL_ICR_HSEIC                 (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define ANCTL_ICR_LSEIC                 (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define ANCTL_ICR_PLLIC                 (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define ANCTL_ICR_DCSSIC                (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_DCSSENR register  ***************************/</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define ANCTL_DCSSENR_DCSSON            (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">/********************************  Bit definition for ANCTL_DCSSCR register  ***************************/</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define ANCTL_DCSSCR_FREQCNT_Msk        (0xFFFU)</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/*---                                 Reset and Clock Control (RCC)                                  ---*/</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/********************************  Bit definition for RCC_PLLPRE register  ***************************/</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_Msk      (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_4        (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_5        (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_6        (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_7        (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_8        (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_9        (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_10       (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_11       (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_12       (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_13       (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_14       (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_15       (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_RATIO_16       (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define RCC_PLLPRE_SRCEN          (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">/********************************  Bit definition for RCC_PLLSRC register  ***************************/</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define RCC_PLLSRC_MHSI           (0x0U)</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define RCC_PLLSRC_HSE            (0x1U)</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/********************************  Bit definition for RCC_MAINCLKSRC register  ***************************/</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define RCC_MAINCLKSRC_MHSI       (0x0U)</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define RCC_MAINCLKSRC_FHSI       (0x1U)</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define RCC_MAINCLKSRC_PLLCLK     (0x2U)</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define RCC_MAINCLKSRC_HSE        (0x3U)</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">/********************************  Bit definition for RCC_MAINCLKUEN register  ***************************/</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define RCC_MAINCLKUEN_ENA        (0x1U)</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">/********************************  Bit definition for RCC_USBPRE register  ***************************/</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define RCC_USBPRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define RCC_USBPRE_RATIO_Msk      (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define RCC_USBPRE_RATIO_1_5      (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define RCC_USBPRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define RCC_USBPRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define RCC_USBPRE_SRCEN          (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/********************************  Bit definition for RCC_AHBPRE register  ***************************/</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_Msk      (0x3FU &lt;&lt; 1)</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_4        (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_5        (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_6        (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_7        (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_8        (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_9        (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_10       (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_11       (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_12       (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_13       (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_14       (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_15       (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_16       (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_17       (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_18       (0x10U &lt;&lt; 1)</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_19       (0x11U &lt;&lt; 1)</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_20       (0x12U &lt;&lt; 1)</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_21       (0x13U &lt;&lt; 1)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_22       (0x14U &lt;&lt; 1)</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_23       (0x15U &lt;&lt; 1)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_24       (0x16U &lt;&lt; 1)</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_25       (0x17U &lt;&lt; 1)</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_26       (0x18U &lt;&lt; 1)</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_27       (0x19U &lt;&lt; 1)</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_28       (0x1AU &lt;&lt; 1)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_29       (0x1BU &lt;&lt; 1)</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_30       (0x1CU &lt;&lt; 1)</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_31       (0x1DU &lt;&lt; 1)</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_32       (0x1EU &lt;&lt; 1)</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_33       (0x1FU &lt;&lt; 1)</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_34       (0x20U &lt;&lt; 1)</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_35       (0x21U &lt;&lt; 1)</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_36       (0x22U &lt;&lt; 1)</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_37       (0x23U &lt;&lt; 1)</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_38       (0x24U &lt;&lt; 1)</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_39       (0x25U &lt;&lt; 1)</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_40       (0x26U &lt;&lt; 1)</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_41       (0x27U &lt;&lt; 1)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_42       (0x28U &lt;&lt; 1)</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_43       (0x29U &lt;&lt; 1)</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_44       (0x2AU &lt;&lt; 1)</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_45       (0x2BU &lt;&lt; 1)</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_46       (0x2CU &lt;&lt; 1)</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_47       (0x2DU &lt;&lt; 1)</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_48       (0x2EU &lt;&lt; 1)</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_49       (0x2FU &lt;&lt; 1)</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_50       (0x30U &lt;&lt; 1)</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_51       (0x31U &lt;&lt; 1)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_52       (0x32U &lt;&lt; 1)</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_53       (0x33U &lt;&lt; 1)</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_54       (0x34U &lt;&lt; 1)</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_55       (0x35U &lt;&lt; 1)</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_56       (0x36U &lt;&lt; 1)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_57       (0x37U &lt;&lt; 1)</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_58       (0x38U &lt;&lt; 1)</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_59       (0x39U &lt;&lt; 1)</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_60       (0x3AU &lt;&lt; 1)</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_61       (0x3BU &lt;&lt; 1)</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_62       (0x3CU &lt;&lt; 1)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_63       (0x3DU &lt;&lt; 1)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define RCC_AHBPRE_RATIO_64       (0x3EU &lt;&lt; 1)</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB1PRE register  ***************************/</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_Msk      (0x3FU &lt;&lt; 1)</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_4        (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_5        (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_6        (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_7        (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_8        (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_9        (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_10       (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_11       (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_12       (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_13       (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_14       (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_15       (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_16       (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_17       (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_18       (0x10U &lt;&lt; 1)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_19       (0x11U &lt;&lt; 1)</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_20       (0x12U &lt;&lt; 1)</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_21       (0x13U &lt;&lt; 1)</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_22       (0x14U &lt;&lt; 1)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_23       (0x15U &lt;&lt; 1)</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_24       (0x16U &lt;&lt; 1)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_25       (0x17U &lt;&lt; 1)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_26       (0x18U &lt;&lt; 1)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_27       (0x19U &lt;&lt; 1)</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_28       (0x1AU &lt;&lt; 1)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_29       (0x1BU &lt;&lt; 1)</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_30       (0x1CU &lt;&lt; 1)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_31       (0x1DU &lt;&lt; 1)</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_32       (0x1EU &lt;&lt; 1)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_33       (0x1FU &lt;&lt; 1)</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_34       (0x20U &lt;&lt; 1)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_35       (0x21U &lt;&lt; 1)</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_36       (0x22U &lt;&lt; 1)</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_37       (0x23U &lt;&lt; 1)</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_38       (0x24U &lt;&lt; 1)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_39       (0x25U &lt;&lt; 1)</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_40       (0x26U &lt;&lt; 1)</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_41       (0x27U &lt;&lt; 1)</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_42       (0x28U &lt;&lt; 1)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_43       (0x29U &lt;&lt; 1)</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_44       (0x2AU &lt;&lt; 1)</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_45       (0x2BU &lt;&lt; 1)</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_46       (0x2CU &lt;&lt; 1)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_47       (0x2DU &lt;&lt; 1)</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_48       (0x2EU &lt;&lt; 1)</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_49       (0x2FU &lt;&lt; 1)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_50       (0x30U &lt;&lt; 1)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_51       (0x31U &lt;&lt; 1)</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_52       (0x32U &lt;&lt; 1)</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_53       (0x33U &lt;&lt; 1)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_54       (0x34U &lt;&lt; 1)</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_55       (0x35U &lt;&lt; 1)</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_56       (0x36U &lt;&lt; 1)</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_57       (0x37U &lt;&lt; 1)</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_58       (0x38U &lt;&lt; 1)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_59       (0x39U &lt;&lt; 1)</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_60       (0x3AU &lt;&lt; 1)</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_61       (0x3BU &lt;&lt; 1)</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_62       (0x3CU &lt;&lt; 1)</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_63       (0x3DU &lt;&lt; 1)</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_RATIO_64       (0x3EU &lt;&lt; 1)</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define RCC_APB1PRE_SRCEN          (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB2PRE register  ***************************/</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_Msk      (0x3FU &lt;&lt; 1)</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_4        (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_5        (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_6        (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_7        (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_8        (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_9        (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_10       (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_11       (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_12       (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_13       (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_14       (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_15       (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_16       (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_17       (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_18       (0x10U &lt;&lt; 1)</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_19       (0x11U &lt;&lt; 1)</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_20       (0x12U &lt;&lt; 1)</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_21       (0x13U &lt;&lt; 1)</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_22       (0x14U &lt;&lt; 1)</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_23       (0x15U &lt;&lt; 1)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_24       (0x16U &lt;&lt; 1)</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_25       (0x17U &lt;&lt; 1)</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_26       (0x18U &lt;&lt; 1)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_27       (0x19U &lt;&lt; 1)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_28       (0x1AU &lt;&lt; 1)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_29       (0x1BU &lt;&lt; 1)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_30       (0x1CU &lt;&lt; 1)</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_31       (0x1DU &lt;&lt; 1)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_32       (0x1EU &lt;&lt; 1)</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_33       (0x1FU &lt;&lt; 1)</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_34       (0x20U &lt;&lt; 1)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_35       (0x21U &lt;&lt; 1)</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_36       (0x22U &lt;&lt; 1)</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_37       (0x23U &lt;&lt; 1)</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_38       (0x24U &lt;&lt; 1)</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_39       (0x25U &lt;&lt; 1)</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_40       (0x26U &lt;&lt; 1)</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_41       (0x27U &lt;&lt; 1)</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_42       (0x28U &lt;&lt; 1)</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_43       (0x29U &lt;&lt; 1)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_44       (0x2AU &lt;&lt; 1)</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_45       (0x2BU &lt;&lt; 1)</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_46       (0x2CU &lt;&lt; 1)</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_47       (0x2DU &lt;&lt; 1)</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_48       (0x2EU &lt;&lt; 1)</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_49       (0x2FU &lt;&lt; 1)</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_50       (0x30U &lt;&lt; 1)</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_51       (0x31U &lt;&lt; 1)</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_52       (0x32U &lt;&lt; 1)</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_53       (0x33U &lt;&lt; 1)</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_54       (0x34U &lt;&lt; 1)</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_55       (0x35U &lt;&lt; 1)</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_56       (0x36U &lt;&lt; 1)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_57       (0x37U &lt;&lt; 1)</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_58       (0x38U &lt;&lt; 1)</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_59       (0x39U &lt;&lt; 1)</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_60       (0x3AU &lt;&lt; 1)</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_61       (0x3BU &lt;&lt; 1)</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_62       (0x3CU &lt;&lt; 1)</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_63       (0x3DU &lt;&lt; 1)</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_RATIO_64       (0x3EU &lt;&lt; 1)</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define RCC_APB2PRE_SRCEN          (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">/********************************  Bit definition for RCC_MCLKPRE register  ***************************/</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_DIVEN          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_Msk      (0x3FU &lt;&lt; 1)</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_2        (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_3        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_4        (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_5        (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_6        (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_7        (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_8        (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_9        (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_10       (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_11       (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_12       (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_13       (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_14       (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_15       (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_16       (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_17       (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_18       (0x10U &lt;&lt; 1)</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_19       (0x11U &lt;&lt; 1)</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_20       (0x12U &lt;&lt; 1)</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_21       (0x13U &lt;&lt; 1)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_22       (0x14U &lt;&lt; 1)</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_23       (0x15U &lt;&lt; 1)</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_24       (0x16U &lt;&lt; 1)</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_25       (0x17U &lt;&lt; 1)</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_26       (0x18U &lt;&lt; 1)</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_27       (0x19U &lt;&lt; 1)</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_28       (0x1AU &lt;&lt; 1)</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_29       (0x1BU &lt;&lt; 1)</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_30       (0x1CU &lt;&lt; 1)</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_31       (0x1DU &lt;&lt; 1)</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_32       (0x1EU &lt;&lt; 1)</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_33       (0x1FU &lt;&lt; 1)</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_34       (0x20U &lt;&lt; 1)</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_35       (0x21U &lt;&lt; 1)</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_36       (0x22U &lt;&lt; 1)</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_37       (0x23U &lt;&lt; 1)</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_38       (0x24U &lt;&lt; 1)</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_39       (0x25U &lt;&lt; 1)</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_40       (0x26U &lt;&lt; 1)</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_41       (0x27U &lt;&lt; 1)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_42       (0x28U &lt;&lt; 1)</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_43       (0x29U &lt;&lt; 1)</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_44       (0x2AU &lt;&lt; 1)</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_45       (0x2BU &lt;&lt; 1)</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_46       (0x2CU &lt;&lt; 1)</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_47       (0x2DU &lt;&lt; 1)</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_48       (0x2EU &lt;&lt; 1)</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_49       (0x2FU &lt;&lt; 1)</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_50       (0x30U &lt;&lt; 1)</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_51       (0x31U &lt;&lt; 1)</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_52       (0x32U &lt;&lt; 1)</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_53       (0x33U &lt;&lt; 1)</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_54       (0x34U &lt;&lt; 1)</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_55       (0x35U &lt;&lt; 1)</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_56       (0x36U &lt;&lt; 1)</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_57       (0x37U &lt;&lt; 1)</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_58       (0x38U &lt;&lt; 1)</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_59       (0x39U &lt;&lt; 1)</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_60       (0x3AU &lt;&lt; 1)</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_61       (0x3BU &lt;&lt; 1)</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_62       (0x3CU &lt;&lt; 1)</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_63       (0x3DU &lt;&lt; 1)</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_RATIO_64       (0x3EU &lt;&lt; 1)</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define RCC_MCLKPRE_SRCEN          (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">/********************************  Bit definition for RCC_I2SPRE register  ***************************/</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_DIVEN           (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_Msk       (0x1FFU &lt;&lt; 1)</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_2         (0x0U &lt;&lt; 1)</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_3         (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_4         (0x2U &lt;&lt; 1)</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_5         (0x3U &lt;&lt; 1)</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_6         (0x4U &lt;&lt; 1)</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_7         (0x5U &lt;&lt; 1)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_8         (0x6U &lt;&lt; 1)</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_9         (0x7U &lt;&lt; 1)</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_10        (0x8U &lt;&lt; 1)</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_11        (0x9U &lt;&lt; 1)</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_12        (0xAU &lt;&lt; 1)</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_13        (0xBU &lt;&lt; 1)</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_14        (0xCU &lt;&lt; 1)</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_15        (0xDU &lt;&lt; 1)</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_16        (0xEU &lt;&lt; 1)</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_17        (0xFU &lt;&lt; 1)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_18        (0x10U &lt;&lt; 1)</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_19        (0x11U &lt;&lt; 1)</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_20        (0x12U &lt;&lt; 1)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_21        (0x13U &lt;&lt; 1)</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_22        (0x14U &lt;&lt; 1)</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_23        (0x15U &lt;&lt; 1)</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_24        (0x16U &lt;&lt; 1)</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_25        (0x17U &lt;&lt; 1)</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_26        (0x18U &lt;&lt; 1)</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_27        (0x19U &lt;&lt; 1)</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_28        (0x1AU &lt;&lt; 1)</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_29        (0x1BU &lt;&lt; 1)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_30        (0x1CU &lt;&lt; 1)</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_31        (0x1DU &lt;&lt; 1)</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_32        (0x1EU &lt;&lt; 1)</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_33        (0x1FU &lt;&lt; 1)</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_34        (0x20U &lt;&lt; 1)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_35        (0x21U &lt;&lt; 1)</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_36        (0x22U &lt;&lt; 1)</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_37        (0x23U &lt;&lt; 1)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_38        (0x24U &lt;&lt; 1)</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_39        (0x25U &lt;&lt; 1)</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_40        (0x26U &lt;&lt; 1)</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_41        (0x27U &lt;&lt; 1)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_42        (0x28U &lt;&lt; 1)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_43        (0x29U &lt;&lt; 1)</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_44        (0x2AU &lt;&lt; 1)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_45        (0x2BU &lt;&lt; 1)</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_46        (0x2CU &lt;&lt; 1)</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_47        (0x2DU &lt;&lt; 1)</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_48        (0x2EU &lt;&lt; 1)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_49        (0x2FU &lt;&lt; 1)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_50        (0x30U &lt;&lt; 1)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_51        (0x31U &lt;&lt; 1)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_52        (0x32U &lt;&lt; 1)</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_53        (0x33U &lt;&lt; 1)</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_54        (0x34U &lt;&lt; 1)</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_55        (0x35U &lt;&lt; 1)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_56        (0x36U &lt;&lt; 1)</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_57        (0x37U &lt;&lt; 1)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_58        (0x38U &lt;&lt; 1)</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_59        (0x39U &lt;&lt; 1)</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_60        (0x3AU &lt;&lt; 1)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_61        (0x3BU &lt;&lt; 1)</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_62        (0x3CU &lt;&lt; 1)</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_63        (0x3DU &lt;&lt; 1)</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_64        (0x3EU &lt;&lt; 1)</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_65        (0x3FU &lt;&lt; 1)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_66        (0x40U &lt;&lt; 1)</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_67        (0x41U &lt;&lt; 1)</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_68        (0x42U &lt;&lt; 1)</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_69        (0x43U &lt;&lt; 1)</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_70        (0x44U &lt;&lt; 1)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_71        (0x45U &lt;&lt; 1)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_72        (0x46U &lt;&lt; 1)</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_73        (0x47U &lt;&lt; 1)</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_74        (0x48U &lt;&lt; 1)</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_75        (0x49U &lt;&lt; 1)</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_76        (0x4AU &lt;&lt; 1)</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_77        (0x4BU &lt;&lt; 1)</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_78        (0x4CU &lt;&lt; 1)</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_79        (0x4DU &lt;&lt; 1)</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_80        (0x4EU &lt;&lt; 1)</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_81        (0x4FU &lt;&lt; 1)</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_82        (0x50U &lt;&lt; 1)</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_83        (0x51U &lt;&lt; 1)</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_84        (0x52U &lt;&lt; 1)</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_85        (0x53U &lt;&lt; 1)</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_86        (0x54U &lt;&lt; 1)</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_87        (0x55U &lt;&lt; 1)</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_88        (0x56U &lt;&lt; 1)</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_89        (0x57U &lt;&lt; 1)</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_90        (0x58U &lt;&lt; 1)</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_91        (0x59U &lt;&lt; 1)</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_92        (0x5AU &lt;&lt; 1)</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_93        (0x5BU &lt;&lt; 1)</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_94        (0x5CU &lt;&lt; 1)</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_95        (0x5DU &lt;&lt; 1)</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_96        (0x5EU &lt;&lt; 1)</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_97        (0x5FU &lt;&lt; 1)</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_98        (0x60U &lt;&lt; 1)</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_99        (0x61U &lt;&lt; 1)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_100       (0x62U &lt;&lt; 1)</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_101       (0x63U &lt;&lt; 1)</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_102       (0x64U &lt;&lt; 1)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_103       (0x65U &lt;&lt; 1)</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_104       (0x66U &lt;&lt; 1)</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_105       (0x67U &lt;&lt; 1)</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_106       (0x68U &lt;&lt; 1)</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_107       (0x69U &lt;&lt; 1)</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_108       (0x6AU &lt;&lt; 1)</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_109       (0x6BU &lt;&lt; 1)</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_110       (0x6CU &lt;&lt; 1)</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_111       (0x6DU &lt;&lt; 1)</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_112       (0x6EU &lt;&lt; 1)</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_113       (0x6FU &lt;&lt; 1)</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_114       (0x70U &lt;&lt; 1)</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_115       (0x71U &lt;&lt; 1)</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_116       (0x72U &lt;&lt; 1)</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_117       (0x73U &lt;&lt; 1)</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_118       (0x74U &lt;&lt; 1)</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_119       (0x75U &lt;&lt; 1)</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_120       (0x76U &lt;&lt; 1)</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_121       (0x77U &lt;&lt; 1)</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_122       (0x78U &lt;&lt; 1)</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_123       (0x79U &lt;&lt; 1)</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_124       (0x7AU &lt;&lt; 1)</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_125       (0x7BU &lt;&lt; 1)</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_126       (0x7CU &lt;&lt; 1)</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_127       (0x7DU &lt;&lt; 1)</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_128       (0x7EU &lt;&lt; 1)</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_129       (0x7FU &lt;&lt; 1)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_130       (0x80U &lt;&lt; 1)</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_131       (0x81U &lt;&lt; 1)</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_132       (0x82U &lt;&lt; 1)</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_133       (0x83U &lt;&lt; 1)</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_134       (0x84U &lt;&lt; 1)</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_135       (0x85U &lt;&lt; 1)</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_136       (0x86U &lt;&lt; 1)</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_137       (0x87U &lt;&lt; 1)</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_138       (0x88U &lt;&lt; 1)</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_139       (0x89U &lt;&lt; 1)</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_140       (0x8AU &lt;&lt; 1)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_141       (0x8BU &lt;&lt; 1)</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_142       (0x8CU &lt;&lt; 1)</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_143       (0x8DU &lt;&lt; 1)</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_144       (0x8EU &lt;&lt; 1)</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_145       (0x8FU &lt;&lt; 1)</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_146       (0x90U &lt;&lt; 1)</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_147       (0x91U &lt;&lt; 1)</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_148       (0x92U &lt;&lt; 1)</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_149       (0x93U &lt;&lt; 1)</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_150       (0x94U &lt;&lt; 1)</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_151       (0x95U &lt;&lt; 1)</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_152       (0x96U &lt;&lt; 1)</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_153       (0x97U &lt;&lt; 1)</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_154       (0x98U &lt;&lt; 1)</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_155       (0x99U &lt;&lt; 1)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_156       (0x9AU &lt;&lt; 1)</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_157       (0x9BU &lt;&lt; 1)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_158       (0x9CU &lt;&lt; 1)</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_159       (0x9DU &lt;&lt; 1)</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_160       (0x9EU &lt;&lt; 1)</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_161       (0x9FU &lt;&lt; 1)</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_162       (0xA0U &lt;&lt; 1)</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_163       (0xA1U &lt;&lt; 1)</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_164       (0xA2U &lt;&lt; 1)</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_165       (0xA3U &lt;&lt; 1)</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_166       (0xA4U &lt;&lt; 1)</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_167       (0xA5U &lt;&lt; 1)</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_168       (0xA6U &lt;&lt; 1)</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_169       (0xA7U &lt;&lt; 1)</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_170       (0xA8U &lt;&lt; 1)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_171       (0xA9U &lt;&lt; 1)</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_172       (0xAAU &lt;&lt; 1)</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_173       (0xABU &lt;&lt; 1)</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_174       (0xACU &lt;&lt; 1)</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_175       (0xADU &lt;&lt; 1)</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_176       (0xAEU &lt;&lt; 1)</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_177       (0xAFU &lt;&lt; 1)</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_178       (0xB0U &lt;&lt; 1)</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_179       (0xB1U &lt;&lt; 1)</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_180       (0xB2U &lt;&lt; 1)</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_181       (0xB3U &lt;&lt; 1)</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_182       (0xB4U &lt;&lt; 1)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_183       (0xB5U &lt;&lt; 1)</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_184       (0xB6U &lt;&lt; 1)</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_185       (0xB7U &lt;&lt; 1)</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_186       (0xB8U &lt;&lt; 1)</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_187       (0xB9U &lt;&lt; 1)</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_188       (0xBAU &lt;&lt; 1)</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_189       (0xBBU &lt;&lt; 1)</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_190       (0xBCU &lt;&lt; 1)</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_191       (0xBDU &lt;&lt; 1)</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_192       (0xBEU &lt;&lt; 1)</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_193       (0xBFU &lt;&lt; 1)</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_194       (0xC0U &lt;&lt; 1)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_195       (0xC1U &lt;&lt; 1)</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_196       (0xC2U &lt;&lt; 1)</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_197       (0xC3U &lt;&lt; 1)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_198       (0xC4U &lt;&lt; 1)</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_199       (0xC5U &lt;&lt; 1)</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_200       (0xC6U &lt;&lt; 1)</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_201       (0xC7U &lt;&lt; 1)</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_202       (0xC8U &lt;&lt; 1)</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_203       (0xC9U &lt;&lt; 1)</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_204       (0xCAU &lt;&lt; 1)</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_205       (0xCBU &lt;&lt; 1)</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_206       (0xCCU &lt;&lt; 1)</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_207       (0xCDU &lt;&lt; 1)</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_208       (0xCEU &lt;&lt; 1)</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_209       (0xCFU &lt;&lt; 1)</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_210       (0xD0U &lt;&lt; 1)</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_211       (0xD1U &lt;&lt; 1)</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_212       (0xD2U &lt;&lt; 1)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_213       (0xD3U &lt;&lt; 1)</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_214       (0xD4U &lt;&lt; 1)</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_215       (0xD5U &lt;&lt; 1)</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_216       (0xD6U &lt;&lt; 1)</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_217       (0xD7U &lt;&lt; 1)</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_218       (0xD8U &lt;&lt; 1)</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_219       (0xD9U &lt;&lt; 1)</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_220       (0xDAU &lt;&lt; 1)</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_221       (0xDBU &lt;&lt; 1)</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_222       (0xDCU &lt;&lt; 1)</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_223       (0xDDU &lt;&lt; 1)</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_224       (0xDEU &lt;&lt; 1)</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_225       (0xDFU &lt;&lt; 1)</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_226       (0xE0U &lt;&lt; 1)</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_227       (0xE1U &lt;&lt; 1)</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_228       (0xE2U &lt;&lt; 1)</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_229       (0xE3U &lt;&lt; 1)</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_230       (0xE4U &lt;&lt; 1)</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_231       (0xE5U &lt;&lt; 1)</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_232       (0xE6U &lt;&lt; 1)</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_233       (0xE7U &lt;&lt; 1)</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_234       (0xE8U &lt;&lt; 1)</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_235       (0xE9U &lt;&lt; 1)</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_236       (0xEAU &lt;&lt; 1)</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_237       (0xEBU &lt;&lt; 1)</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_238       (0xECU &lt;&lt; 1)</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_239       (0xEDU &lt;&lt; 1)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_240       (0xEEU &lt;&lt; 1)</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_241       (0xEFU &lt;&lt; 1)</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_242       (0xF0U &lt;&lt; 1)</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_243       (0xF1U &lt;&lt; 1)</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_244       (0xF2U &lt;&lt; 1)</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_245       (0xF3U &lt;&lt; 1)</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_246       (0xF4U &lt;&lt; 1)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_247       (0xF5U &lt;&lt; 1)</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_248       (0xF6U &lt;&lt; 1)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_249       (0xF7U &lt;&lt; 1)</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_250       (0xF8U &lt;&lt; 1)</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_251       (0xF9U &lt;&lt; 1)</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_252       (0xFAU &lt;&lt; 1)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_253       (0xFBU &lt;&lt; 1)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_254       (0xFCU &lt;&lt; 1)</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_255       (0xFDU &lt;&lt; 1)</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_256       (0xFEU &lt;&lt; 1)</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_257       (0xFFU &lt;&lt; 1)</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_258       (0x100U &lt;&lt; 1)</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_259       (0x101U &lt;&lt; 1)</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_260       (0x102U &lt;&lt; 1)</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_261       (0x103U &lt;&lt; 1)</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_262       (0x104U &lt;&lt; 1)</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_263       (0x105U &lt;&lt; 1)</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_264       (0x106U &lt;&lt; 1)</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_265       (0x107U &lt;&lt; 1)</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_266       (0x108U &lt;&lt; 1)</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_267       (0x109U &lt;&lt; 1)</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_268       (0x10AU &lt;&lt; 1)</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_269       (0x10BU &lt;&lt; 1)</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_270       (0x10CU &lt;&lt; 1)</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_271       (0x10DU &lt;&lt; 1)</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_272       (0x10EU &lt;&lt; 1)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_273       (0x10FU &lt;&lt; 1)</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_274       (0x110U &lt;&lt; 1)</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_275       (0x111U &lt;&lt; 1)</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_276       (0x112U &lt;&lt; 1)</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_277       (0x113U &lt;&lt; 1)</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_278       (0x114U &lt;&lt; 1)</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_279       (0x115U &lt;&lt; 1)</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_280       (0x116U &lt;&lt; 1)</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_281       (0x117U &lt;&lt; 1)</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_282       (0x118U &lt;&lt; 1)</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_283       (0x119U &lt;&lt; 1)</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_284       (0x11AU &lt;&lt; 1)</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_285       (0x11BU &lt;&lt; 1)</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_286       (0x11CU &lt;&lt; 1)</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_287       (0x11DU &lt;&lt; 1)</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_288       (0x11EU &lt;&lt; 1)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_289       (0x11FU &lt;&lt; 1)</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_290       (0x120U &lt;&lt; 1)</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_291       (0x121U &lt;&lt; 1)</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_292       (0x122U &lt;&lt; 1)</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_293       (0x123U &lt;&lt; 1)</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_294       (0x124U &lt;&lt; 1)</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_295       (0x125U &lt;&lt; 1)</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_296       (0x126U &lt;&lt; 1)</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_297       (0x127U &lt;&lt; 1)</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_298       (0x128U &lt;&lt; 1)</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_299       (0x129U &lt;&lt; 1)</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_300       (0x12AU &lt;&lt; 1)</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_301       (0x12BU &lt;&lt; 1)</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_302       (0x12CU &lt;&lt; 1)</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_303       (0x12DU &lt;&lt; 1)</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_304       (0x12EU &lt;&lt; 1)</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_305       (0x12FU &lt;&lt; 1)</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_306       (0x130U &lt;&lt; 1)</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_307       (0x131U &lt;&lt; 1)</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_308       (0x132U &lt;&lt; 1)</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_309       (0x133U &lt;&lt; 1)</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_310       (0x134U &lt;&lt; 1)</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_311       (0x135U &lt;&lt; 1)</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_312       (0x136U &lt;&lt; 1)</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_313       (0x137U &lt;&lt; 1)</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_314       (0x138U &lt;&lt; 1)</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_315       (0x139U &lt;&lt; 1)</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_316       (0x13AU &lt;&lt; 1)</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_317       (0x13BU &lt;&lt; 1)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_318       (0x13CU &lt;&lt; 1)</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_319       (0x13DU &lt;&lt; 1)</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_320       (0x13EU &lt;&lt; 1)</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_321       (0x13FU &lt;&lt; 1)</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_322       (0x140U &lt;&lt; 1)</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_323       (0x141U &lt;&lt; 1)</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_324       (0x142U &lt;&lt; 1)</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_325       (0x143U &lt;&lt; 1)</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_326       (0x144U &lt;&lt; 1)</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_327       (0x145U &lt;&lt; 1)</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_328       (0x146U &lt;&lt; 1)</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_329       (0x147U &lt;&lt; 1)</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_330       (0x148U &lt;&lt; 1)</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_331       (0x149U &lt;&lt; 1)</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_332       (0x14AU &lt;&lt; 1)</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_333       (0x14BU &lt;&lt; 1)</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_334       (0x14CU &lt;&lt; 1)</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_335       (0x14DU &lt;&lt; 1)</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_336       (0x14EU &lt;&lt; 1)</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_337       (0x14FU &lt;&lt; 1)</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_338       (0x150U &lt;&lt; 1)</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_339       (0x151U &lt;&lt; 1)</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_340       (0x152U &lt;&lt; 1)</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_341       (0x153U &lt;&lt; 1)</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_342       (0x154U &lt;&lt; 1)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_343       (0x155U &lt;&lt; 1)</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_344       (0x156U &lt;&lt; 1)</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_345       (0x157U &lt;&lt; 1)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_346       (0x158U &lt;&lt; 1)</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_347       (0x159U &lt;&lt; 1)</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_348       (0x15AU &lt;&lt; 1)</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_349       (0x15BU &lt;&lt; 1)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_350       (0x15CU &lt;&lt; 1)</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_351       (0x15DU &lt;&lt; 1)</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_352       (0x15EU &lt;&lt; 1)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_353       (0x15FU &lt;&lt; 1)</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_354       (0x160U &lt;&lt; 1)</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_355       (0x161U &lt;&lt; 1)</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_356       (0x162U &lt;&lt; 1)</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_357       (0x163U &lt;&lt; 1)</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_358       (0x164U &lt;&lt; 1)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_359       (0x165U &lt;&lt; 1)</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_360       (0x166U &lt;&lt; 1)</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_361       (0x167U &lt;&lt; 1)</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_362       (0x168U &lt;&lt; 1)</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_363       (0x169U &lt;&lt; 1)</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_364       (0x16AU &lt;&lt; 1)</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_365       (0x16BU &lt;&lt; 1)</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_366       (0x16CU &lt;&lt; 1)</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_367       (0x16DU &lt;&lt; 1)</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_368       (0x16EU &lt;&lt; 1)</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_369       (0x16FU &lt;&lt; 1)</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_370       (0x170U &lt;&lt; 1)</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_371       (0x171U &lt;&lt; 1)</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_372       (0x172U &lt;&lt; 1)</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_373       (0x173U &lt;&lt; 1)</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_374       (0x174U &lt;&lt; 1)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_375       (0x175U &lt;&lt; 1)</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_376       (0x176U &lt;&lt; 1)</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_377       (0x177U &lt;&lt; 1)</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_378       (0x178U &lt;&lt; 1)</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_379       (0x179U &lt;&lt; 1)</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_380       (0x17AU &lt;&lt; 1)</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_381       (0x17BU &lt;&lt; 1)</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_382       (0x17CU &lt;&lt; 1)</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_383       (0x17DU &lt;&lt; 1)</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_384       (0x17EU &lt;&lt; 1)</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_385       (0x17FU &lt;&lt; 1)</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_386       (0x180U &lt;&lt; 1)</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_387       (0x181U &lt;&lt; 1)</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_388       (0x182U &lt;&lt; 1)</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_389       (0x183U &lt;&lt; 1)</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_390       (0x184U &lt;&lt; 1)</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_391       (0x185U &lt;&lt; 1)</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_392       (0x186U &lt;&lt; 1)</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_393       (0x187U &lt;&lt; 1)</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_394       (0x188U &lt;&lt; 1)</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_395       (0x189U &lt;&lt; 1)</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_396       (0x18AU &lt;&lt; 1)</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_397       (0x18BU &lt;&lt; 1)</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_398       (0x18CU &lt;&lt; 1)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_399       (0x18DU &lt;&lt; 1)</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_400       (0x18EU &lt;&lt; 1)</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_401       (0x18FU &lt;&lt; 1)</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_402       (0x190U &lt;&lt; 1)</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_403       (0x191U &lt;&lt; 1)</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_404       (0x192U &lt;&lt; 1)</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_405       (0x193U &lt;&lt; 1)</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_406       (0x194U &lt;&lt; 1)</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_407       (0x195U &lt;&lt; 1)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_408       (0x196U &lt;&lt; 1)</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_409       (0x197U &lt;&lt; 1)</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_410       (0x198U &lt;&lt; 1)</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_411       (0x199U &lt;&lt; 1)</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_412       (0x19AU &lt;&lt; 1)</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_413       (0x19BU &lt;&lt; 1)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_414       (0x19CU &lt;&lt; 1)</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_415       (0x19DU &lt;&lt; 1)</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_416       (0x19EU &lt;&lt; 1)</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_417       (0x19FU &lt;&lt; 1)</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_418       (0x1A0U &lt;&lt; 1)</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_419       (0x1A1U &lt;&lt; 1)</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_420       (0x1A2U &lt;&lt; 1)</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_421       (0x1A3U &lt;&lt; 1)</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_422       (0x1A4U &lt;&lt; 1)</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_423       (0x1A5U &lt;&lt; 1)</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_424       (0x1A6U &lt;&lt; 1)</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_425       (0x1A7U &lt;&lt; 1)</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_426       (0x1A8U &lt;&lt; 1)</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_427       (0x1A9U &lt;&lt; 1)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_428       (0x1AAU &lt;&lt; 1)</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_429       (0x1ABU &lt;&lt; 1)</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_430       (0x1ACU &lt;&lt; 1)</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_431       (0x1ADU &lt;&lt; 1)</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_432       (0x1AEU &lt;&lt; 1)</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_433       (0x1AFU &lt;&lt; 1)</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_434       (0x1B0U &lt;&lt; 1)</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_435       (0x1B1U &lt;&lt; 1)</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_436       (0x1B2U &lt;&lt; 1)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_437       (0x1B3U &lt;&lt; 1)</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_438       (0x1B4U &lt;&lt; 1)</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_439       (0x1B5U &lt;&lt; 1)</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_440       (0x1B6U &lt;&lt; 1)</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_441       (0x1B7U &lt;&lt; 1)</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_442       (0x1B8U &lt;&lt; 1)</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_443       (0x1B9U &lt;&lt; 1)</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_444       (0x1BAU &lt;&lt; 1)</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_445       (0x1BBU &lt;&lt; 1)</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_446       (0x1BCU &lt;&lt; 1)</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_447       (0x1BDU &lt;&lt; 1)</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_448       (0x1BEU &lt;&lt; 1)</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_449       (0x1BFU &lt;&lt; 1)</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_450       (0x1C0U &lt;&lt; 1)</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_451       (0x1C1U &lt;&lt; 1)</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_452       (0x1C2U &lt;&lt; 1)</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_453       (0x1C3U &lt;&lt; 1)</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_454       (0x1C4U &lt;&lt; 1)</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_455       (0x1C5U &lt;&lt; 1)</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_456       (0x1C6U &lt;&lt; 1)</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_457       (0x1C7U &lt;&lt; 1)</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_458       (0x1C8U &lt;&lt; 1)</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_459       (0x1C9U &lt;&lt; 1)</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_460       (0x1CAU &lt;&lt; 1)</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_461       (0x1CBU &lt;&lt; 1)</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_462       (0x1CCU &lt;&lt; 1)</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_463       (0x1CDU &lt;&lt; 1)</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_464       (0x1CEU &lt;&lt; 1)</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_465       (0x1CFU &lt;&lt; 1)</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_466       (0x1D0U &lt;&lt; 1)</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_467       (0x1D1U &lt;&lt; 1)</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_468       (0x1D2U &lt;&lt; 1)</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_469       (0x1D3U &lt;&lt; 1)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_470       (0x1D4U &lt;&lt; 1)</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_471       (0x1D5U &lt;&lt; 1)</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_472       (0x1D6U &lt;&lt; 1)</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_473       (0x1D7U &lt;&lt; 1)</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_474       (0x1D8U &lt;&lt; 1)</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_475       (0x1D9U &lt;&lt; 1)</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_476       (0x1DAU &lt;&lt; 1)</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_477       (0x1DBU &lt;&lt; 1)</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_478       (0x1DCU &lt;&lt; 1)</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_479       (0x1DDU &lt;&lt; 1)</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_480       (0x1DEU &lt;&lt; 1)</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_481       (0x1DFU &lt;&lt; 1)</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_482       (0x1E0U &lt;&lt; 1)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_483       (0x1E1U &lt;&lt; 1)</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_484       (0x1E2U &lt;&lt; 1)</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_485       (0x1E3U &lt;&lt; 1)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_486       (0x1E4U &lt;&lt; 1)</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_487       (0x1E5U &lt;&lt; 1)</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_488       (0x1E6U &lt;&lt; 1)</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_489       (0x1E7U &lt;&lt; 1)</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_490       (0x1E8U &lt;&lt; 1)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_491       (0x1E9U &lt;&lt; 1)</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_492       (0x1EAU &lt;&lt; 1)</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_493       (0x1EBU &lt;&lt; 1)</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_494       (0x1ECU &lt;&lt; 1)</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_495       (0x1EDU &lt;&lt; 1)</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_496       (0x1EEU &lt;&lt; 1)</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_497       (0x1EFU &lt;&lt; 1)</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_498       (0x1F0U &lt;&lt; 1)</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_499       (0x1F1U &lt;&lt; 1)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_500       (0x1F2U &lt;&lt; 1)</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_501       (0x1F3U &lt;&lt; 1)</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_502       (0x1F4U &lt;&lt; 1)</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_503       (0x1F5U &lt;&lt; 1)</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_504       (0x1F6U &lt;&lt; 1)</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_505       (0x1F7U &lt;&lt; 1)</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_506       (0x1F8U &lt;&lt; 1)</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_507       (0x1F9U &lt;&lt; 1)</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_508       (0x1FAU &lt;&lt; 1)</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_509       (0x1FBU &lt;&lt; 1)</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_510       (0x1FCU &lt;&lt; 1)</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_511       (0x1FDU &lt;&lt; 1)</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_RATIO_512       (0x1FEU &lt;&lt; 1)</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define RCC_I2SPRE_SRCEN           (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">/********************************  Bit definition for RCC_MCLKSRC register  ***************************/</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define RCC_MCLKSRC_MAINCLK        (0x0U)</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define RCC_MCLKSRC_FHSI           (0x1U)</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/********************************  Bit definition for RCC_USBFIFOCLKSRC register  ***************************/</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define RCC_USBFIFOCLKSRC_AHBCLK   (0x0U)</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define RCC_USBFIFOCLKSRC_USBCLK   (0x1U)</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">/********************************  Bit definition for RCC_MCOSEL register  ***************************/</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_NOCLOCK         (0x0U)</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_AHBCLK          (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_HSE             (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_MHSI            (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_PLLDIV2         (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define RCC_MCOSEL_MCLK            (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/********************************  Bit definition for RCC_AHBENR0 register  ***************************/</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define RCC_AHBENR0_IWDGEN         (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">/********************************  Bit definition for RCC_AHBENR1 register  ***************************/</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_USBEN          (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_ISOEN          (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_FLASHEN        (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_CACHEEN        (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_SYSEN          (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_DMAC1BREN      (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_DMAC2BREN      (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define RCC_AHBENR1_CRCSFMEN       (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment">/********************************  Bit definition for RCC_AHBENR2 register  ***************************/</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define RCC_AHBENR2_BDIEN          (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB1ENR register  ***************************/</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DMAC1EN        (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM1EN         (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN         (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN         (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN         (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_GPIOAEN        (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_GPIOBEN        (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_GPIOCEN        (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_GPIODEN        (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_EXTIEN         (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_AFIOEN         (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_ADCEN          (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_QSPIEN         (0x1U &lt;&lt; 12)</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPIS1EN        (0x1U &lt;&lt; 13)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART1EN        (0x1U &lt;&lt; 14)</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BMX1EN         (0x1U &lt;&lt; 15)</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB2ENR register  ***************************/</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DMAC2EN        (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_WWDGEN         (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_UART2EN        (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_UART3EN        (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPIM2EN        (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPIS2EN        (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_I2SEN          (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_I2C1EN         (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_I2C2EN         (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_RNGEN          (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_LEDEN          (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_BMX2EN         (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">/********************************  Bit definition for RCC_RNGCLKENR register  ***************************/</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define RCC_RNGCLKENR_CLKEN        (0x1U)</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">/********************************  Bit definition for RCC_IWDGCLKENR register  ***************************/</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define RCC_IWDGCLKENR_IWDGCLKEN   (0x1U)</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define RCC_IWDGCLKENR_DCSSCLKEN   (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">/********************************  Bit definition for RCC_USBCLKENR register  ***************************/</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define RCC_USBCLKENR_CLKEN        (0x1U)</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">/********************************  Bit definition for RCC_I2SCLKENR register  ***************************/</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define RCC_I2SCLKENR_CLKEN        (0x1U)</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">/********************************  Bit definition for RCC_SPIS1CLKENR register  ***************************/</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define RCC_SPIS1CLKENR_CLKEN      (0x1U)</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">/********************************  Bit definition for RCC_SPIS2CLKENR register  ***************************/</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define RCC_SPIS2CLKENR_CLKEN      (0x1U)</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment">/********************************  Bit definition for RCC_USBFIFOCLKENR register  ***************************/</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define RCC_USBFIFOCLKENR_CLKEN    (0x1U)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">/********************************  Bit definition for RCC_AHBRSTR1 register  ***************************/</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_USBRST        (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_ISORST        (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_FLASHRST      (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_CACHERST      (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_SYSRST        (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR1_CRCSFMRST     (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB1RSTR register  ***************************/</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DMAC1RST      (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM1RST       (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST       (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST       (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST       (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_GPIOARST      (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_GPIOBRST      (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_GPIOCRST      (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_GPIODRST      (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_EXTIRST       (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_AFIORST       (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_ADCRST        (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_QSPIRST       (0x1U &lt;&lt; 12)</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPIS1RST      (0x1U &lt;&lt; 13)</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART1RST      (0x1U &lt;&lt; 14)</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BMX1RST       (0x1U &lt;&lt; 15)</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">/********************************  Bit definition for RCC_APB2RSTR register  ***************************/</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DMAC2RST      (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_WWDGRST       (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_UART2RST      (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_UART3RST      (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPIM2RST      (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPIS2RST      (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_I2SRST        (0x1U &lt;&lt; 6)</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_I2C1RST       (0x1U &lt;&lt; 7)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_I2C2RST       (0x1U &lt;&lt; 8)</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_RNGRST        (0x1U &lt;&lt; 9)</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_LEDRST        (0x1U &lt;&lt; 10)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_BMX2RST       (0x1U &lt;&lt; 11)</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/********************************  Bit definition for RCC_I2SCLKRSTR register  ***************************/</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define RCC_I2SCLKRSTR_SCLKRST     (0x1U)</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/********************************  Bit definition for RCC_CLRRSTSTAT register  ***************************/</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define RCC_CLRRSTSTAT_CLR         (0x1U)</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment">/********************************  Bit definition for RCC_BDRSTR register  ***************************/</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define RCC_BDRSTR_BDRST           (0x1U)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">/********************************  Bit definition for RCC_LSI2RTCENR register  ***************************/</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define RCC_LSI2RTCENR_CLKEN       (0x1U)</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">/********************************  Bit definition for RCC_HSE2RTCENR register  ***************************/</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define RCC_HSE2RTCENR_DIVEN       (0x1U)</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">/********************************  Bit definition for RCC_RSTSTAT register  ***************************/</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_LPWRRSTF       (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_WWDGRSTF       (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_IWDGRSTF       (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_SFTRSTF        (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_PORRSTF        (0x1U &lt;&lt; 4)</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define RCC_RSTSTAT_PINRSTF        (0x1U &lt;&lt; 5)</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">/*---                                      Power Control (PWR)                                       ---*/</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">/*------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">/********************************  Bit definition for PWR_CR0 register  *********************************/</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group__wb32f10x.html#ga845ac88d7c794a1ad6152ea0707574f7"> 4359</a></span>&#160;<span class="preprocessor">#define PWR_CR0_DBP                 (0x1U &lt;&lt; 0)          </span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define PWR_CR0_FCLKSD              (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define PWR_CR0_PDDS_Pos            (5U)</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define PWR_CR0_PDDS_Msk            (0x3U &lt;&lt; PWR_CR0_PDDS_Pos)</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define PWR_CR0_S32KMODE            (0x1U &lt;&lt; 18)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define PWR_CR0_S4KMODE             (0x1U &lt;&lt; 19)</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">/********************************  Bit definition for PWR_CR1 register  *********************************/</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define PWR_CR1_CWUF                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define PWR_CR1_CSBF                (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define PWR_CR1_CSPF                (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define PWR_CR1_CCKF                (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="comment">/********************************  Bit definition for PWR_CR2 register  *********************************/</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define PWR_CR2_EWUP                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">/********************************  Bit definition for PWR_SR0 register  *********************************/</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define PWR_SR0_PVDO                (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">/********************************  Bit definition for PWR_SR1 register  *********************************/</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define PWR_SR1_WUF                 (0x1U &lt;&lt; 0)</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define PWR_SR1_SBF                 (0x1U &lt;&lt; 1)</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define PWR_SR1_SPF                 (0x1U &lt;&lt; 2)</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define PWR_SR1_CKF                 (0x1U &lt;&lt; 3)</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define BIT_BAND_ADDR(addr, bitnum) ((((uint32_t)(addr)) &amp; 0xF0000000) + 0x2000000 + ((((uint32_t)(addr)) &amp; 0xFFFFF) &lt;&lt; 5) + ((bitnum) &lt;&lt; 2))</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">  #include &quot;<a class="code" href="wb32f10x__conf_8h.html">wb32f10x_conf.h</a>&quot;</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;}</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __WB32F10x_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;</div><div class="ttc" id="struct_u_a_r_t___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">UART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:504</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:571</div></div>
<div class="ttc" id="struct_a_n_c_t_l___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_a_n_c_t_l___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">ANCTL_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:814</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:250</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:725</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a540dca302294444f48c31655a7496a3a"><div class="ttname"><a href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RCC_TypeDef::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:883</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a12d193113a7954ea07aa5a2525352f33"><div class="ttname"><a href="struct_u_s_b___type_def.html#a12d193113a7954ea07aa5a2525352f33">USB_TypeDef::RESERVED3</a></div><div class="ttdeci">uint8_t RESERVED3</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:737</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:460</div></div>
<div class="ttc" id="struct_s_y_s___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_s_y_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">SYS_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:443</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:855</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:875</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_u_s_b___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">USB_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:730</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:274</div></div>
<div class="ttc" id="struct_i2_s___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_i2_s___type_def.html#af86c61a5d38a4fc9cef942a12744486b">I2S_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:679</div></div>
<div class="ttc" id="struct_i2_s___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_i2_s___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">I2S_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:702</div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:203</div></div>
<div class="ttc" id="struct_a_n_c_t_l___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_a_n_c_t_l___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">ANCTL_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:822</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#af86c61a5d38a4fc9cef942a12744486b">DBGMCU_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:924</div></div>
<div class="ttc" id="struct_a_n_c_t_l___type_def_html"><div class="ttname"><a href="struct_a_n_c_t_l___type_def.html">ANCTL_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:807</div></div>
<div class="ttc" id="struct_f_m_c___type_def_html"><div class="ttname"><a href="struct_f_m_c___type_def.html">FMC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:422</div></div>
<div class="ttc" id="struct_l_e_d___type_def_html"><div class="ttname"><a href="struct_l_e_d___type_def.html">LED_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:362</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">BKP_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:302</div></div>
<div class="ttc" id="struct_i_s_o___type_def_html"><div class="ttname"><a href="struct_i_s_o___type_def.html">ISO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:390</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:776</div></div>
<div class="ttc" id="struct_a_n_c_t_l___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_a_n_c_t_l___type_def.html#af2b40c5e36a5e861490988275499e158">ANCTL_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:817</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html"><div class="ttname"><a href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:264</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a8a54377901d2a6915ca0ae9cf250857e"><div class="ttname"><a href="struct_u_s_b___type_def.html#a8a54377901d2a6915ca0ae9cf250857e">USB_TypeDef::RESERVED4</a></div><div class="ttdeci">uint8_t RESERVED4</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:742</div></div>
<div class="ttc" id="struct_d_m_a_c___type_def_html"><div class="ttname"><a href="struct_d_m_a_c___type_def.html">DMAC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:521</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_aa7f65e25dc47c919b1fb43fc7331523c"><div class="ttname"><a href="struct_u_s_b___type_def.html#aa7f65e25dc47c919b1fb43fc7331523c">USB_TypeDef::RESERVED1</a></div><div class="ttdeci">uint8_t RESERVED1</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:732</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_acfd75aa5652ddc0497f2463cd9bb9465"><div class="ttname"><a href="struct_u_s_b___type_def.html#acfd75aa5652ddc0497f2463cd9bb9465">USB_TypeDef::RESERVED2</a></div><div class="ttdeci">uint8_t RESERVED2</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:735</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:224</div></div>
<div class="ttc" id="struct_i2_s___type_def_html"><div class="ttname"><a href="struct_i2_s___type_def.html">I2S_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:670</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:902</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">PWR_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:907</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:285</div></div>
<div class="ttc" id="wb32f10x__conf_8h_html"><div class="ttname"><a href="wb32f10x__conf_8h.html">wb32f10x_conf.h</a></div><div class="ttdoc">Library configuration file.</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">PWR_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:913</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:849</div></div>
<div class="ttc" id="struct_a_n_c_t_l___type_def_html_a540dca302294444f48c31655a7496a3a"><div class="ttname"><a href="struct_a_n_c_t_l___type_def.html#a540dca302294444f48c31655a7496a3a">ANCTL_TypeDef::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:830</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:332</div></div>
<div class="ttc" id="system__wb32f10x_8h_html"><div class="ttname"><a href="system__wb32f10x_8h.html">system_wb32f10x.h</a></div><div class="ttdoc">CMSIS Device System Header File for WB32F10x Device Series</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html"><div class="ttname"><a href="struct_b_k_p___type_def.html">BKP_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:297</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:606</div></div>
<div class="ttc" id="struct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:715</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_a_r_t___type_def.html">UART_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:477</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:922</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RCC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:863</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_i2_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">I2C_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> wb32f10x.h:654</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:413</div></div>
<div class="ttc" id="struct_s_y_s___type_def_html"><div class="ttname"><a href="struct_s_y_s___type_def.html">SYS_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:439</div></div>
<div class="ttc" id="struct_s_f_m___type_def_html"><div class="ttname"><a href="struct_s_f_m___type_def.html">SFM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> wb32f10x.h:375</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by Westberry Technology (ChangZhou) Corp., Ltd. All rights reserved.
</small></address>
</body>
</html>
