Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul  8 22:08:49 2024
| Host         : prakt14 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file hardware_timing_summary_routed.rpt -pb hardware_timing_summary_routed.pb -rpx hardware_timing_summary_routed.rpx -warn_on_violation
| Design       : hardware
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.840        0.000                      0                  616        0.116        0.000                      0                  616        4.500        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)             Period(ns)      Frequency(MHz)
-----                        ------------             ----------      --------------
GCLK                         {0.000 5.000}            10.000          100.000         
  clock_gen/i_clk_10K_reg/Q  {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                               7.840        0.000                      0                   26        0.219        0.000                      0                   26        4.500        0.000                       0                    15  
  clock_gen/i_clk_10K_reg/Q    49995.180        0.000                      0                  583        0.116        0.000                      0                  583    49999.496        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clock_gen/i_clk_10K_reg/Q  GCLK                             8.153        0.000                      0                    1        0.435        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clock_gen/i_clk_10K_reg/Q  clock_gen/i_clk_10K_reg/Q    99998.422        0.000                      0                    7        0.414        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.587ns (33.520%)  route 1.164ns (66.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.068    clock_gen/i_clk_10K
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
                         clock pessimism              0.367    14.316    
                         clock uncertainty           -0.035    14.281    
    SLICE_X50Y46         FDRE (Setup_fdre_C_R)       -0.373    13.908    clock_gen/counter_10K_reg[5]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.587ns (33.520%)  route 1.164ns (66.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.068    clock_gen/i_clk_10K
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[6]/C
                         clock pessimism              0.367    14.316    
                         clock uncertainty           -0.035    14.281    
    SLICE_X50Y46         FDRE (Setup_fdre_C_R)       -0.373    13.908    clock_gen/counter_10K_reg[6]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.587ns (33.520%)  route 1.164ns (66.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.068    clock_gen/i_clk_10K
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism              0.367    14.316    
                         clock uncertainty           -0.035    14.281    
    SLICE_X50Y46         FDRE (Setup_fdre_C_R)       -0.373    13.908    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.587ns (33.520%)  route 1.164ns (66.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.449     6.068    clock_gen/i_clk_10K
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism              0.367    14.316    
                         clock uncertainty           -0.035    14.281    
    SLICE_X50Y46         FDRE (Setup_fdre_C_R)       -0.373    13.908    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.587ns (35.502%)  route 1.066ns (64.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.970    clock_gen/i_clk_10K
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[1]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[1]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.587ns (35.502%)  route 1.066ns (64.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.970    clock_gen/i_clk_10K
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[2]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.587ns (35.502%)  route 1.066ns (64.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.970    clock_gen/i_clk_10K
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[3]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.587ns (35.502%)  route 1.066ns (64.498%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.351     5.970    clock_gen/i_clk_10K
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y45         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[4]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.587ns (38.144%)  route 0.952ns (61.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.236     5.855    clock_gen/i_clk_10K
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[10]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.587ns (38.144%)  route 0.952ns (61.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.393     4.710 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.614     5.324    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.097     5.421 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.102     5.522    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.097     5.619 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.236     5.855    clock_gen/i_clk_10K
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism              0.341    14.290    
                         clock uncertainty           -0.035    14.255    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.373    13.882    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.092%)  route 0.124ns (39.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.124     1.767    clock_gen/counter_10K_reg_n_0_[0]
    SLICE_X51Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  clock_gen/counter_10K[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    clock_gen/counter_10K[0]
    SLICE_X51Y45         FDRE                                         r  clock_gen/counter_10K_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.091     1.594    clock_gen/counter_10K_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.146%)  route 0.127ns (37.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  clock_gen/counter_10K_reg[9]/Q
                         net (fo=3, routed)           0.127     1.795    clock_gen/counter_10K_reg_n_0_[9]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000     1.840    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.498     1.519    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.091     1.610    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.119     1.786    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  clock_gen/counter_10K0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.896    clock_gen/data0[7]
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.637    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  clock_gen/counter_10K_reg[11]/Q
                         net (fo=2, routed)           0.122     1.790    clock_gen/counter_10K_reg_n_0_[11]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  clock_gen/counter_10K0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.900    clock_gen/data0[11]
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     2.018    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.638    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.122     1.789    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  clock_gen/counter_10K0_carry/O[2]
                         net (fo=1, routed)           0.000     1.899    clock_gen/data0[3]
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.637    clock_gen/counter_10K_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.299ns (68.931%)  route 0.135ns (31.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.135     1.779    clock_gen/counter_10K_reg_n_0_[0]
    SLICE_X50Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.937 r  clock_gen/counter_10K0_carry/O[0]
                         net (fo=1, routed)           0.000     1.937    clock_gen/data0[1]
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.650    clock_gen/counter_10K_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.310ns (72.245%)  route 0.119ns (27.755%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock_gen/counter_10K_reg[7]/Q
                         net (fo=2, routed)           0.119     1.786    clock_gen/counter_10K_reg_n_0_[7]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  clock_gen/counter_10K0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.932    clock_gen/data0[8]
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.134     1.637    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.811%)  route 0.122ns (28.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  clock_gen/counter_10K_reg[11]/Q
                         net (fo=2, routed)           0.122     1.790    clock_gen/counter_10K_reg_n_0_[11]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  clock_gen/counter_10K0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.936    clock_gen/data0[12]
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     2.018    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_gen/counter_10K_reg[12]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.638    clock_gen/counter_10K_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.811%)  route 0.122ns (28.188%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.122     1.789    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.935 r  clock_gen/counter_10K0_carry/O[3]
                         net (fo=1, routed)           0.000     1.935    clock_gen/data0[4]
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[4]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.637    clock_gen/counter_10K_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.325ns (70.688%)  route 0.135ns (29.312%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.135     1.779    clock_gen/counter_10K_reg_n_0_[0]
    SLICE_X50Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.963 r  clock_gen/counter_10K0_carry/O[1]
                         net (fo=1, routed)           0.000     1.963    clock_gen/data0[2]
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y45         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.650    clock_gen/counter_10K_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   clock_gen/counter_10K_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   clock_gen/counter_10K_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   clock_gen/counter_10K_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   clock_gen/counter_10K_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   clock_gen/counter_10K_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   clock_gen/counter_10K_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   clock_gen/counter_10K_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   clock_gen/counter_10K_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y45   clock_gen/counter_10K_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   clock_gen/counter_10K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   clock_gen/counter_10K_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   clock_gen/counter_10K_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   clock_gen/counter_10K_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   clock_gen/counter_10K_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   clock_gen/counter_10K_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   clock_gen/counter_10K_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   clock_gen/counter_10K_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  clock_gen/i_clk_10K_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack    49995.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49995.180ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/enable_enable_reg/D
                            (falling edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50000.000ns  (clock_gen/i_clk_10K_reg/Q fall@50000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.554%)  route 3.907ns (81.446%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 50005.898 - 50000.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.270     6.540    top/clock_module/lcd_contr_module/CLK
    SLICE_X47Y40         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.341     6.881 r  top/clock_module/lcd_contr_module/read_addr_reg[6]/Q
                         net (fo=117, routed)         2.244     9.125    top/clock_module/lcd_contr_module/read_addr_reg[9]_0[3]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.115     9.240 r  top/clock_module/lcd_contr_module/enable_enable_i_13/O
                         net (fo=1, routed)           0.655     9.895    top/clock_module/lcd_contr_module/enable_enable_i_13_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.240    10.135 f  top/clock_module/lcd_contr_module/enable_enable_i_8/O
                         net (fo=1, routed)           0.586    10.721    top/clock_module/lcd_contr_module/enable_enable_i_8_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.097    10.818 r  top/clock_module/lcd_contr_module/enable_enable_i_3/O
                         net (fo=1, routed)           0.422    11.240    top/clock_module/lcd_contr_module/enable_enable_i_3_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.097    11.337 r  top/clock_module/lcd_contr_module/enable_enable_i_1/O
                         net (fo=1, routed)           0.000    11.337    top/clock_module/lcd_contr_module/enable_enable_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  top/clock_module/lcd_contr_module/enable_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 r  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 50001.270 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 50002.754    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 50002.824 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 50003.945    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 50004.219 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 50004.688    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 50004.758 f  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 50005.891    top/clock_module/lcd_contr_module/CLK
    SLICE_X47Y42         FDRE                                         r  top/clock_module/lcd_contr_module/enable_enable_reg/C  (IS_INVERTED)
                         clock pessimism              0.619 50006.512    
                         clock uncertainty           -0.035 50006.477    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.037 50006.512    top/clock_module/lcd_contr_module/enable_enable_reg
  -------------------------------------------------------------------
                         required time                      50006.516    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                              49995.180    

Slack (MET) :             99995.352ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.729ns (16.581%)  route 3.668ns (83.419%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.269     6.539    top/clock_module/lcd_contr_module/CLK
    SLICE_X48Y40         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.341     6.880 r  top/clock_module/lcd_contr_module/read_addr_reg[0]/Q
                         net (fo=99, routed)          1.785     8.665    top/clock_module/lcd_contr_module/read_addr_reg[9]_0[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.097     8.762 f  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.352     9.114    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097     9.211 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.608     9.819    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.097     9.916 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.582    10.499    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.097    10.596 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.340    10.936    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.130 100005.898    top/clock_module/lcd_contr_module/CLK
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.591 100006.492    
                         clock uncertainty           -0.035 100006.453    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.150 100006.305    top/clock_module/lcd_contr_module/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                      100006.289    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                              99995.352    

Slack (MET) :             99995.352ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.729ns (16.581%)  route 3.668ns (83.419%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.269     6.539    top/clock_module/lcd_contr_module/CLK
    SLICE_X48Y40         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.341     6.880 r  top/clock_module/lcd_contr_module/read_addr_reg[0]/Q
                         net (fo=99, routed)          1.785     8.665    top/clock_module/lcd_contr_module/read_addr_reg[9]_0[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.097     8.762 f  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.352     9.114    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097     9.211 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.608     9.819    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.097     9.916 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.582    10.499    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.097    10.596 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.340    10.936    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.130 100005.898    top/clock_module/lcd_contr_module/CLK
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.591 100006.492    
                         clock uncertainty           -0.035 100006.453    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.150 100006.305    top/clock_module/lcd_contr_module/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                      100006.289    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                              99995.352    

Slack (MET) :             99995.352ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.729ns (16.581%)  route 3.668ns (83.419%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.269     6.539    top/clock_module/lcd_contr_module/CLK
    SLICE_X48Y40         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.341     6.880 r  top/clock_module/lcd_contr_module/read_addr_reg[0]/Q
                         net (fo=99, routed)          1.785     8.665    top/clock_module/lcd_contr_module/read_addr_reg[9]_0[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.097     8.762 f  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.352     9.114    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097     9.211 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.608     9.819    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.097     9.916 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.582    10.499    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.097    10.596 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.340    10.936    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.130 100005.898    top/clock_module/lcd_contr_module/CLK
    SLICE_X47Y41         FDRE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.591 100006.492    
                         clock uncertainty           -0.035 100006.453    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.150 100006.305    top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                      100006.289    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                              99995.352    

Slack (MET) :             99995.508ns  (required time - arrival time)
  Source:                 top/clock_module/lcd_contr_module/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.729ns (17.044%)  route 3.548ns (82.956%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.269     6.539    top/clock_module/lcd_contr_module/CLK
    SLICE_X48Y40         FDRE                                         r  top/clock_module/lcd_contr_module/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.341     6.880 r  top/clock_module/lcd_contr_module/read_addr_reg[0]/Q
                         net (fo=99, routed)          1.785     8.665    top/clock_module/lcd_contr_module/read_addr_reg[9]_0[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.097     8.762 f  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.352     9.114    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_18_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097     9.211 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.608     9.819    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_9_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.097     9.916 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.582    10.499    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_4_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.097    10.596 r  top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.221    10.816    top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y41         FDSE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.130 100005.898    top/clock_module/lcd_contr_module/CLK
    SLICE_X46Y41         FDSE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.591 100006.492    
                         clock uncertainty           -0.035 100006.453    
    SLICE_X46Y41         FDSE (Setup_fdse_C_CE)      -0.119 100006.336    top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                      100006.328    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                              99995.508    

Slack (MET) :             99995.609ns  (required time - arrival time)
  Source:                 top/dcf_decode/stream_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.066ns (25.590%)  route 3.100ns (74.410%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.542ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.272     6.542    top/dcf_decode/CLK
    SLICE_X42Y46         FDRE                                         r  top/dcf_decode/stream_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.393     6.935 r  top/dcf_decode/stream_reg[15]/Q
                         net (fo=3, routed)           0.867     7.802    top/dcf_decode/p_0_in0_in
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.100     7.902 f  top/dcf_decode/second_r[7]_i_5/O
                         net (fo=1, routed)           0.488     8.390    top/dcf_decode/second_r[7]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.234     8.624 f  top/dcf_decode/second_r[7]_i_3/O
                         net (fo=59, routed)          0.768     9.392    top/clock_module/date_time_u1/hour_r_reg[7]_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.100     9.492 f  top/clock_module/date_time_u1/month_r[4]_i_2/O
                         net (fo=4, routed)           0.608    10.100    top/clock_module/date_time_u1/month_r[4]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239    10.339 r  top/clock_module/date_time_u1/year_r[7]_i_1/O
                         net (fo=8, routed)           0.369    10.708    top/clock_module/date_time_u1/year_r[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 100005.898    top/clock_module/date_time_u1/CLK
    SLICE_X41Y45         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[7]/C
                         clock pessimism              0.620 100006.516    
                         clock uncertainty           -0.035 100006.477    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.150 100006.328    top/clock_module/date_time_u1/year_r_reg[7]
  -------------------------------------------------------------------
                         required time                      100006.320    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                              99995.609    

Slack (MET) :             99995.758ns  (required time - arrival time)
  Source:                 top/dcf_decode/stream_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.066ns (26.505%)  route 2.956ns (73.495%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.542ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.272     6.542    top/dcf_decode/CLK
    SLICE_X42Y46         FDRE                                         r  top/dcf_decode/stream_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.393     6.935 r  top/dcf_decode/stream_reg[15]/Q
                         net (fo=3, routed)           0.867     7.802    top/dcf_decode/p_0_in0_in
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.100     7.902 f  top/dcf_decode/second_r[7]_i_5/O
                         net (fo=1, routed)           0.488     8.390    top/dcf_decode/second_r[7]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.234     8.624 f  top/dcf_decode/second_r[7]_i_3/O
                         net (fo=59, routed)          0.768     9.392    top/clock_module/date_time_u1/hour_r_reg[7]_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.100     9.492 f  top/clock_module/date_time_u1/month_r[4]_i_2/O
                         net (fo=4, routed)           0.608    10.100    top/clock_module/date_time_u1/month_r[4]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239    10.339 r  top/clock_module/date_time_u1/year_r[7]_i_1/O
                         net (fo=8, routed)           0.225    10.564    top/clock_module/date_time_u1/year_r[7]_i_1_n_0
    SLICE_X40Y44         FDSE                                         r  top/clock_module/date_time_u1/year_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 100005.898    top/clock_module/date_time_u1/CLK
    SLICE_X40Y44         FDSE                                         r  top/clock_module/date_time_u1/year_r_reg[0]/C
                         clock pessimism              0.620 100006.516    
                         clock uncertainty           -0.035 100006.477    
    SLICE_X40Y44         FDSE (Setup_fdse_C_CE)      -0.150 100006.328    top/clock_module/date_time_u1/year_r_reg[0]
  -------------------------------------------------------------------
                         required time                      100006.320    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                              99995.758    

Slack (MET) :             99995.758ns  (required time - arrival time)
  Source:                 top/dcf_decode/stream_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.066ns (26.505%)  route 2.956ns (73.495%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.542ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.272     6.542    top/dcf_decode/CLK
    SLICE_X42Y46         FDRE                                         r  top/dcf_decode/stream_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.393     6.935 r  top/dcf_decode/stream_reg[15]/Q
                         net (fo=3, routed)           0.867     7.802    top/dcf_decode/p_0_in0_in
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.100     7.902 f  top/dcf_decode/second_r[7]_i_5/O
                         net (fo=1, routed)           0.488     8.390    top/dcf_decode/second_r[7]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.234     8.624 f  top/dcf_decode/second_r[7]_i_3/O
                         net (fo=59, routed)          0.768     9.392    top/clock_module/date_time_u1/hour_r_reg[7]_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.100     9.492 f  top/clock_module/date_time_u1/month_r[4]_i_2/O
                         net (fo=4, routed)           0.608    10.100    top/clock_module/date_time_u1/month_r[4]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239    10.339 r  top/clock_module/date_time_u1/year_r[7]_i_1/O
                         net (fo=8, routed)           0.225    10.564    top/clock_module/date_time_u1/year_r[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 100005.898    top/clock_module/date_time_u1/CLK
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[1]/C
                         clock pessimism              0.620 100006.516    
                         clock uncertainty           -0.035 100006.477    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.150 100006.328    top/clock_module/date_time_u1/year_r_reg[1]
  -------------------------------------------------------------------
                         required time                      100006.320    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                              99995.758    

Slack (MET) :             99995.758ns  (required time - arrival time)
  Source:                 top/dcf_decode/stream_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.066ns (26.505%)  route 2.956ns (73.495%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.542ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.272     6.542    top/dcf_decode/CLK
    SLICE_X42Y46         FDRE                                         r  top/dcf_decode/stream_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.393     6.935 r  top/dcf_decode/stream_reg[15]/Q
                         net (fo=3, routed)           0.867     7.802    top/dcf_decode/p_0_in0_in
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.100     7.902 f  top/dcf_decode/second_r[7]_i_5/O
                         net (fo=1, routed)           0.488     8.390    top/dcf_decode/second_r[7]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.234     8.624 f  top/dcf_decode/second_r[7]_i_3/O
                         net (fo=59, routed)          0.768     9.392    top/clock_module/date_time_u1/hour_r_reg[7]_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.100     9.492 f  top/clock_module/date_time_u1/month_r[4]_i_2/O
                         net (fo=4, routed)           0.608    10.100    top/clock_module/date_time_u1/month_r[4]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239    10.339 r  top/clock_module/date_time_u1/year_r[7]_i_1/O
                         net (fo=8, routed)           0.225    10.564    top/clock_module/date_time_u1/year_r[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 100005.898    top/clock_module/date_time_u1/CLK
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[2]/C
                         clock pessimism              0.620 100006.516    
                         clock uncertainty           -0.035 100006.477    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.150 100006.328    top/clock_module/date_time_u1/year_r_reg[2]
  -------------------------------------------------------------------
                         required time                      100006.320    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                              99995.758    

Slack (MET) :             99995.758ns  (required time - arrival time)
  Source:                 top/dcf_decode/stream_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.066ns (26.505%)  route 2.956ns (73.495%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 100005.898 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.542ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.272     6.542    top/dcf_decode/CLK
    SLICE_X42Y46         FDRE                                         r  top/dcf_decode/stream_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.393     6.935 r  top/dcf_decode/stream_reg[15]/Q
                         net (fo=3, routed)           0.867     7.802    top/dcf_decode/p_0_in0_in
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.100     7.902 f  top/dcf_decode/second_r[7]_i_5/O
                         net (fo=1, routed)           0.488     8.390    top/dcf_decode/second_r[7]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.234     8.624 f  top/dcf_decode/second_r[7]_i_3/O
                         net (fo=59, routed)          0.768     9.392    top/clock_module/date_time_u1/hour_r_reg[7]_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I0_O)        0.100     9.492 f  top/clock_module/date_time_u1/month_r[4]_i_2/O
                         net (fo=4, routed)           0.608    10.100    top/clock_module/date_time_u1/month_r[4]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239    10.339 r  top/clock_module/date_time_u1/year_r[7]_i_1/O
                         net (fo=8, routed)           0.225    10.564    top/clock_module/date_time_u1/year_r[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.131 100005.898    top/clock_module/date_time_u1/CLK
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[3]/C
                         clock pessimism              0.620 100006.516    
                         clock uncertainty           -0.035 100006.477    
    SLICE_X40Y44         FDRE (Setup_fdre_C_CE)      -0.150 100006.328    top/clock_module/date_time_u1/year_r_reg[3]
  -------------------------------------------------------------------
                         required time                      100006.320    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                              99995.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/month_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.307%)  route 0.064ns (25.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.488    top/dcf_decode/CLK
    SLICE_X39Y44         FDRE                                         r  top/dcf_decode/stream_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     2.629 r  top/dcf_decode/stream_reg[28]/Q
                         net (fo=2, routed)           0.064     2.693    top/clock_module/date_time_u1/month_r_reg[4]_0[21]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.738 r  top/clock_module/date_time_u1/month_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.738    top/clock_module/date_time_u1/month_r[3]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  top/clock_module/date_time_u1/month_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    top/clock_module/date_time_u1/CLK
    SLICE_X38Y44         FDRE                                         r  top/clock_module/date_time_u1/month_r_reg[3]/C
                         clock pessimism             -0.839     2.501    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     2.622    top/clock_module/date_time_u1/month_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 top/clock_module/lcd_contr_module/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.667%)  route 0.335ns (64.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.558     2.486    top/clock_module/lcd_contr_module/CLK
    SLICE_X49Y42         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     2.627 r  top/clock_module/lcd_contr_module/timer_reg[4]/Q
                         net (fo=5, routed)           0.335     2.963    top/clock_module/lcd_contr_module/timer[4]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.045     3.008 r  top/clock_module/lcd_contr_module/timer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.008    top/clock_module/lcd_contr_module/timer__0[5]
    SLICE_X50Y42         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.822     3.335    top/clock_module/lcd_contr_module/CLK
    SLICE_X50Y42         FDRE                                         r  top/clock_module/lcd_contr_module/timer_reg[5]/C
                         clock pessimism             -0.589     2.746    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.121     2.867    top/clock_module/lcd_contr_module/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/dcf_decode/stream_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.753%)  route 0.126ns (47.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.488    top/dcf_decode/CLK
    SLICE_X41Y44         FDRE                                         r  top/dcf_decode/stream_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     2.629 r  top/dcf_decode/stream_reg[32]/Q
                         net (fo=2, routed)           0.126     2.755    top/dcf_decode/p_1_in[31]
    SLICE_X39Y44         FDRE                                         r  top/dcf_decode/stream_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    top/dcf_decode/CLK
    SLICE_X39Y44         FDRE                                         r  top/dcf_decode/stream_reg[31]/C
                         clock pessimism             -0.818     2.522    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.078     2.600    top/dcf_decode/stream_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/day_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.960%)  route 0.124ns (40.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.488    top/dcf_decode/CLK
    SLICE_X41Y46         FDRE                                         r  top/dcf_decode/stream_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     2.629 r  top/dcf_decode/stream_reg[21]/Q
                         net (fo=2, routed)           0.124     2.753    top/clock_module/date_time_u1/month_r_reg[4]_0[14]
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.798 r  top/clock_module/date_time_u1/day_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.798    top/clock_module/date_time_u1/day_r[5]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  top/clock_module/date_time_u1/day_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    top/clock_module/date_time_u1/CLK
    SLICE_X38Y46         FDRE                                         r  top/clock_module/date_time_u1/day_r_reg[5]/C
                         clock pessimism             -0.818     2.522    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     2.642    top/clock_module/date_time_u1/day_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top/key_control/minus_debounce/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/key_control/minus_debounce/imp_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.694%)  route 0.106ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.554     2.482    top/key_control/minus_debounce/CLK
    SLICE_X51Y39         FDRE                                         r  top/key_control/minus_debounce/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     2.623 f  top/key_control/minus_debounce/d_reg/Q
                         net (fo=3, routed)           0.106     2.729    top/key_control/minus_debounce/key_minus
    SLICE_X50Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.774 r  top/key_control/minus_debounce/imp_i_1__1/O
                         net (fo=1, routed)           0.000     2.774    top/key_control/minus_debounce/imp_i_1__1_n_0
    SLICE_X50Y39         FDRE                                         r  top/key_control/minus_debounce/imp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.821     3.334    top/key_control/minus_debounce/CLK
    SLICE_X50Y39         FDRE                                         r  top/key_control/minus_debounce/imp_reg/C
                         clock pessimism             -0.839     2.495    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.120     2.615    top/key_control/minus_debounce/imp_reg
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 top/key_control/mode_debounce/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/key_control/mode_debounce/imp_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.694%)  route 0.106ns (36.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.554     2.482    top/key_control/mode_debounce/CLK
    SLICE_X51Y38         FDRE                                         r  top/key_control/mode_debounce/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     2.623 f  top/key_control/mode_debounce/d_reg/Q
                         net (fo=3, routed)           0.106     2.729    top/key_control/mode_debounce/d_reg_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.045     2.774 r  top/key_control/mode_debounce/imp_i_1__0/O
                         net (fo=1, routed)           0.000     2.774    top/key_control/mode_debounce/imp_i_1__0_n_0
    SLICE_X50Y38         FDRE                                         r  top/key_control/mode_debounce/imp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.821     3.334    top/key_control/mode_debounce/CLK
    SLICE_X50Y38         FDRE                                         r  top/key_control/mode_debounce/imp_reg/C
                         clock pessimism             -0.839     2.495    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.120     2.615    top/key_control/mode_debounce/imp_reg
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/dcf_decode/stream_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.166%)  route 0.124ns (46.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.488    top/dcf_decode/CLK
    SLICE_X41Y46         FDRE                                         r  top/dcf_decode/stream_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     2.629 r  top/dcf_decode/stream_reg[21]/Q
                         net (fo=2, routed)           0.124     2.753    top/dcf_decode/Q[14]
    SLICE_X39Y46         FDRE                                         r  top/dcf_decode/stream_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    top/dcf_decode/CLK
    SLICE_X39Y46         FDRE                                         r  top/dcf_decode/stream_reg[20]/C
                         clock pessimism             -0.818     2.522    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070     2.592    top/dcf_decode/stream_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/current_sample_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 r  reset_reg/Q
                         net (fo=149, routed)         0.257     2.905    dcf_gen/reset
    SLICE_X48Y44         FDRE                                         r  dcf_gen/current_sample_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    dcf_gen/CLK
    SLICE_X48Y44         FDRE                                         r  dcf_gen/current_sample_reg[0]/C
                         clock pessimism             -0.589     2.751    
    SLICE_X48Y44         FDRE (Hold_fdre_C_R)        -0.018     2.733    dcf_gen/current_sample_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/date_time_u1/year_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.192ns (65.107%)  route 0.103ns (34.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.488    top/dcf_decode/CLK
    SLICE_X41Y44         FDRE                                         r  top/dcf_decode/stream_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     2.629 r  top/dcf_decode/stream_reg[35]/Q
                         net (fo=2, routed)           0.103     2.732    top/dcf_decode/p_1_in[34]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.051     2.783 r  top/dcf_decode/year_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.783    top/clock_module/date_time_u1/year_r_reg[7]_2[5]
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.827     3.340    top/clock_module/date_time_u1/CLK
    SLICE_X40Y44         FDRE                                         r  top/clock_module/date_time_u1/year_r_reg[5]/C
                         clock pessimism             -0.839     2.501    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.107     2.608    top/clock_module/date_time_u1/year_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.464%)  route 0.286ns (63.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 r  reset_reg/Q
                         net (fo=149, routed)         0.286     2.934    top/clock_module/lcd_contr_module/reset
    SLICE_X46Y41         FDSE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.826     3.339    top/clock_module/lcd_contr_module/CLK
    SLICE_X46Y41         FDSE                                         r  top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.589     2.750    
    SLICE_X46Y41         FDSE (Hold_fdse_C_S)         0.009     2.759    top/clock_module/lcd_contr_module/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/i_clk_10K_reg/Q
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { clock_gen/i_clk_10K_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         100000.000  99998.406  BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y49   clock_gen/counter_100_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y49   clock_gen/counter_100_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y49   clock_gen/counter_100_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y49   clock_gen/counter_100_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y48   clock_gen/counter_10_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y48   clock_gen/counter_10_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y48   clock_gen/counter_10_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y48   clock_gen/counter_10_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X46Y46   clock_gen/counter_1K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X38Y43   top/clock_module/date_time_u1/month_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X37Y43   top/clock_module/date_time_u1/month_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X46Y49   clock_gen/counter_100_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.996   49999.500  SLICE_X47Y42   top/clock_module/lcd_contr_module/enable_enable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y46   clock_gen/counter_1K_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y46   clock_gen/counter_1K_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y46   clock_gen/counter_1K_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y46   clock_gen/counter_1K_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X48Y44   dcf_gen/current_sample_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X48Y44   dcf_gen/current_sample_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y44   dcf_gen/current_sample_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y44   dcf_gen/current_sample_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50000.000   49999.500  SLICE_X46Y44   dcf_gen/current_sample_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (GCLK rise@50010.000ns - clock_gen/i_clk_10K_reg/Q fall@50000.000ns)
  Data Path Delay:        1.361ns  (logic 0.097ns (7.129%)  route 1.262ns (92.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 50013.949 - 50010.000 ) 
    Source Clock Delay      (SCD):    4.657ns = ( 50004.656 - 50000.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 f  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339 50001.340 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636 50002.977    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079 50003.055 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263 50004.316    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341 50004.656 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           1.262 50005.918    clock_gen/clk
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.097 50006.016 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000 50006.016    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)   50010.000 50010.000 r  
    Y9                                                0.000 50010.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50010.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 50011.270 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 50012.754    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 50012.824 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 50013.945    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism              0.226 50014.172    
                         clock uncertainty           -0.035 50014.137    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.030 50014.168    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                      50014.168    
                         arrival time                       -50006.016    
  -------------------------------------------------------------------
                         slack                                  8.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.045ns (6.897%)  route 0.607ns (93.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.607     2.251    clock_gen/clk
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000     2.296    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.091     1.861    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  clock_gen/i_clk_10K_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack    99998.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99998.422ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.393ns (34.832%)  route 0.735ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.735     7.660    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                              99998.422    

Slack (MET) :             99998.422ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.393ns (34.832%)  route 0.735ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.735     7.660    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                              99998.422    

Slack (MET) :             99998.422ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.393ns (34.832%)  route 0.735ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.735     7.660    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                              99998.422    

Slack (MET) :             99998.430ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.393ns (34.932%)  route 0.732ns (65.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.732     7.657    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                              99998.430    

Slack (MET) :             99998.430ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.393ns (34.932%)  route 0.732ns (65.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.732     7.657    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                              99998.430    

Slack (MET) :             99998.430ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/CLR
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.393ns (34.932%)  route 0.732ns (65.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.732     7.657    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X49Y37         FDCE (Recov_fdce_C_CLR)     -0.293 100006.070    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]
  -------------------------------------------------------------------
                         required time                      100006.078    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                              99998.430    

Slack (MET) :             99998.453ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/PRE
                            (recovery check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.393ns (34.932%)  route 0.732ns (65.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 100005.891 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.341     4.658 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.534     5.191    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     5.270 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.262     6.532    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.393     6.925 f  reset_reg/Q
                         net (fo=149, routed)         0.732     7.657    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDPE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122 100003.953    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.274 100004.227 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.470 100004.695    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072 100004.766 r  clk_BUFG_inst/O
                         net (fo=224, routed)         1.127 100005.891    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDPE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/C
                         clock pessimism              0.515 100006.406    
                         clock uncertainty           -0.035 100006.367    
    SLICE_X49Y37         FDPE (Recov_fdpe_C_PRE)     -0.259 100006.109    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]
  -------------------------------------------------------------------
                         required time                      100006.109    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                              99998.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.081%)  route 0.420ns (71.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.420     3.068    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.081%)  route 0.420ns (71.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.420     3.068    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.081%)  route 0.420ns (71.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.420     3.068    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X49Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/PRE
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.081%)  route 0.420ns (71.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.420     3.068    top/clock_module/global_fsm/reset
    SLICE_X49Y37         FDPE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X49Y37         FDPE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X49Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     2.652    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.925%)  route 0.423ns (72.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.423     3.071    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X48Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.925%)  route 0.423ns (72.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.423     3.071    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X48Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/CLR
                            (removal check against rising-edge clock clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.925%)  route 0.423ns (72.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.556     1.503    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.259     1.903    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.929 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.484    clk_BUFG
    SLICE_X50Y43         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     2.648 f  reset_reg/Q
                         net (fo=149, routed)         0.423     3.071    top/clock_module/global_fsm/reset
    SLICE_X48Y37         FDCE                                         f  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=3, routed)           0.292     2.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.513 r  clk_BUFG_inst/O
                         net (fo=224, routed)         0.823     3.336    top/clock_module/global_fsm/CLK
    SLICE_X48Y37         FDCE                                         r  top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]/C
                         clock pessimism             -0.589     2.747    
    SLICE_X48Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.655    top/clock_module/global_fsm/FSM_onehot_mode_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.417    





