Analysis & Synthesis report for DE1_SoC
Sun Apr 26 22:07:42 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE1_SoC|leavingUranus:leavingInterlock|ps
  9. State Machine - |DE1_SoC|enteringUranus:enteringInterlock|ps
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:Ship_Left
 15. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC
 16. Parameter Settings for User Entity Instance: ContainsShip:interlocked
 17. Parameter Settings for User Entity Instance: CountUp:countUpinst
 18. Parameter Settings for User Entity Instance: Timer:secTimer
 19. Parameter Settings for User Entity Instance: enteringUranus:enteringInterlock
 20. Parameter Settings for User Entity Instance: leavingUranus:leavingInterlock
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:Ship_Left
 22. Port Connectivity Checks: "ClockDivider:cdiv"
 23. SignalTap II Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 26. Analysis & Synthesis Resource Utilization by Entity
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 26 22:07:42 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; DE1_SoC.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv              ;         ;
; Timer.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/Timer.sv                ;         ;
; UserInput.v                      ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/UserInput.v             ;         ;
; enteringUranus.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/enteringUranus.sv       ;         ;
; leavingUranus.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/leavingUranus.sv        ;         ;
; flipflop.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/flipflop.sv             ;         ;
; countup.v                        ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/countup.v               ;         ;
; containsShip.v                   ; yes             ; User Verilog HDL File        ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/containsShip.v          ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_m484.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/altsyncram_m484.tdf  ;         ;
; db/decode_tma.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/decode_tma.tdf       ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/mux_8hb.tdf          ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_glc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/mux_glc.tdf          ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/decode_vnf.tdf       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_85j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/cntr_85j.tdf         ;         ;
; db/cntr_49i.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/cntr_49i.tdf         ;         ;
; db/cmpr_e9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/cmpr_e9c.tdf         ;         ;
; db/cntr_kri.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/cntr_kri.tdf         ;         ;
; db/cmpr_99c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/db/cmpr_99c.tdf         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 70                                  ;
;                                             ;                                     ;
; Combinational ALUT usage for logic          ; 116                                 ;
;     -- 7 input functions                    ; 3                                   ;
;     -- 6 input functions                    ; 20                                  ;
;     -- 5 input functions                    ; 7                                   ;
;     -- 4 input functions                    ; 17                                  ;
;     -- <=3 input functions                  ; 69                                  ;
;                                             ;                                     ;
; Dedicated logic registers                   ; 49                                  ;
;                                             ;                                     ;
; I/O pins                                    ; 0                                   ;
; Total DSP Blocks                            ; 0                                   ;
; Maximum fan-out node                        ; ClockDivider:cdiv|divided_clocks[6] ;
; Maximum fan-out                             ; 41                                  ;
; Total fan-out                               ; 547                                 ;
; Average fan-out                             ; 2.34                                ;
+---------------------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                       ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
; |DE1_SoC                              ; 116 (10)          ; 49 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC                                  ; work         ;
;    |ClockDivider:cdiv|                ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|ClockDivider:cdiv                ; work         ;
;    |ContainsShip:interlocked|         ; 7 (7)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|ContainsShip:interlocked         ; work         ;
;    |CountUp:countUpinst|              ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|CountUp:countUpinst              ; work         ;
;    |DFlipFlop:arriving|               ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:arriving               ; work         ;
;    |DFlipFlop:departing|              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:departing              ; work         ;
;    |DFlipFlop:dffdelay2|              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:dffdelay2              ; work         ;
;    |DFlipFlop:dffdelay|               ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:dffdelay               ; work         ;
;    |DFlipFlop:inPort|                 ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:inPort                 ; work         ;
;    |DFlipFlop:outPort|                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|DFlipFlop:outPort                ; work         ;
;    |Timer:secTimer|                   ; 29 (29)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Timer:secTimer                   ; work         ;
;    |UserInput:evacuateInput|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|UserInput:evacuateInput          ; work         ;
;    |UserInput:pressurizeInput|        ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|UserInput:pressurizeInput        ; work         ;
;    |UserInput:resetInput|             ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|UserInput:resetInput             ; work         ;
;    |enteringUranus:enteringInterlock| ; 18 (18)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|enteringUranus:enteringInterlock ; work         ;
;    |leavingUranus:leavingInterlock|   ; 19 (19)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|leavingUranus:leavingInterlock   ; work         ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  User-Encoded
+------------------------------------------------------------+
; State Machine - |DE1_SoC|leavingUranus:leavingInterlock|ps ;
+----------------------+------+------+-----------------------+
; Name                 ; ps~4 ; ps~3 ; ps~2                  ;
+----------------------+------+------+-----------------------+
; ps.defaultState      ; 0    ; 0    ; 0                     ;
; ps.exitingTimer      ; 0    ; 0    ; 1                     ;
; ps.exitingState      ; 0    ; 1    ; 0                     ;
; ps.evacuateTimer     ; 0    ; 1    ; 1                     ;
; ps.evacuateState     ; 1    ; 0    ; 0                     ;
; ps.outerOpenState    ; 1    ; 0    ; 1                     ;
; ps.pressurizeReady   ; 1    ; 1    ; 0                     ;
; ps.pressurizingState ; 1    ; 1    ; 1                     ;
+----------------------+------+------+-----------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |DE1_SoC|enteringUranus:enteringInterlock|ps ;
+----------------------+------+------+-------------------------+
; Name                 ; ps~4 ; ps~3 ; ps~2                    ;
+----------------------+------+------+-------------------------+
; ps.defaultState      ; 0    ; 0    ; 0                       ;
; ps.arriveTiming      ; 0    ; 0    ; 1                       ;
; ps.waitForEvacuate   ; 0    ; 1    ; 0                       ;
; ps.evacTiming        ; 0    ; 1    ; 1                       ;
; ps.waitForPressurize ; 1    ; 0    ; 0                       ;
; ps.pressurizeTiming  ; 1    ; 0    ; 1                       ;
; ps.exit              ; 1    ; 1    ; 0                       ;
+----------------------+------+------+-------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ContainsShip:interlocked|always0~1                     ;   ;
; ContainsShip:interlocked|Mux2~0                        ;   ;
; ContainsShip:interlocked|Mux3~0                        ;   ;
; ContainsShip:interlocked|Mux1~0                        ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; ClockDivider:cdiv|divided_clocks[9..31] ; Lost fanout        ;
; Total Number of Removed Registers = 23  ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|Timer:secTimer|secondsPassed[0]                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC|Timer:secTimer|clkCounter[4]                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for sld_signaltap:Ship_Left ;
+-----------------+-------+------+---------------+
; Assignment      ; Value ; From ; To            ;
+-----------------+-------+------+---------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -             ;
+-----------------+-------+------+---------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; blank          ; 1111111 ; Unsigned Binary                              ;
; fiveSec        ; 0101    ; Unsigned Binary                              ;
; sevenSec       ; 0111    ; Unsigned Binary                              ;
; eightSec       ; 1000    ; Unsigned Binary                              ;
; whichClock     ; 6       ; Signed Integer                               ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ContainsShip:interlocked ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; empty          ; 00    ; Unsigned Binary                              ;
; enter          ; 10    ; Unsigned Binary                              ;
; exit           ; 01    ; Unsigned Binary                              ;
; contains       ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CountUp:countUpinst ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; c0             ; 0000    ; Unsigned Binary                       ;
; c1             ; 0001    ; Unsigned Binary                       ;
; c2             ; 0010    ; Unsigned Binary                       ;
; c3             ; 0011    ; Unsigned Binary                       ;
; c4             ; 0100    ; Unsigned Binary                       ;
; c5             ; 0101    ; Unsigned Binary                       ;
; c6             ; 0110    ; Unsigned Binary                       ;
; c7             ; 0111    ; Unsigned Binary                       ;
; c8             ; 1000    ; Unsigned Binary                       ;
; nothing        ; 1111111 ; Unsigned Binary                       ;
; zero           ; 1000000 ; Unsigned Binary                       ;
; one            ; 1001111 ; Unsigned Binary                       ;
; two            ; 0100100 ; Unsigned Binary                       ;
; three          ; 0110000 ; Unsigned Binary                       ;
; four           ; 0011001 ; Unsigned Binary                       ;
; five           ; 0010010 ; Unsigned Binary                       ;
; six            ; 0000010 ; Unsigned Binary                       ;
; seven          ; 1111000 ; Unsigned Binary                       ;
; eight          ; 0000000 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:secTimer ;
+----------------+---------------------+----------------------+
; Parameter Name ; Value               ; Type                 ;
+----------------+---------------------+----------------------+
; uranusHz       ; 1011111010111100001 ; Unsigned Binary      ;
+----------------+---------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enteringUranus:enteringInterlock ;
+-------------------+---------+-------------------------------------------------+
; Parameter Name    ; Value   ; Type                                            ;
+-------------------+---------+-------------------------------------------------+
; defaultState      ; 000     ; Unsigned Binary                                 ;
; arriveTiming      ; 001     ; Unsigned Binary                                 ;
; waitForEvacuate   ; 010     ; Unsigned Binary                                 ;
; evacTiming        ; 011     ; Unsigned Binary                                 ;
; waitForPressurize ; 100     ; Unsigned Binary                                 ;
; pressurizeTiming  ; 101     ; Unsigned Binary                                 ;
; exit              ; 110     ; Unsigned Binary                                 ;
; a                 ; 0001000 ; Unsigned Binary                                 ;
; e                 ; 0000110 ; Unsigned Binary                                 ;
; p                 ; 0001100 ; Unsigned Binary                                 ;
; nothing           ; 1111111 ; Unsigned Binary                                 ;
+-------------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leavingUranus:leavingInterlock ;
+-------------------+---------+-----------------------------------------------+
; Parameter Name    ; Value   ; Type                                          ;
+-------------------+---------+-----------------------------------------------+
; defaultState      ; 000     ; Unsigned Binary                               ;
; exitingTimer      ; 001     ; Unsigned Binary                               ;
; exitingState      ; 010     ; Unsigned Binary                               ;
; evacuateTimer     ; 011     ; Unsigned Binary                               ;
; evacuateState     ; 100     ; Unsigned Binary                               ;
; outerOpenState    ; 101     ; Unsigned Binary                               ;
; pressurizeReady   ; 110     ; Unsigned Binary                               ;
; pressurizingState ; 111     ; Unsigned Binary                               ;
; counterFive       ; 001     ; Unsigned Binary                               ;
; counterSeven      ; 010     ; Unsigned Binary                               ;
; counterEight      ; 100     ; Unsigned Binary                               ;
; l                 ; 1000111 ; Unsigned Binary                               ;
; e                 ; 0000110 ; Unsigned Binary                               ;
; p                 ; 0001100 ; Unsigned Binary                               ;
; nothing           ; 1111111 ; Unsigned Binary                               ;
+-------------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Ship_Left                              ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334536                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 2                                  ; Untyped        ;
; sld_trigger_bits                                ; 1                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                             ; Untyped        ;
; sld_segment_size                                ; 131072                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 34                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDivider:cdiv"                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 8              ; Ship_Left     ; 1                   ; 2                ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 49                          ;
;     ENA               ; 4                           ;
;     SCLR              ; 19                          ;
;     plain             ; 26                          ;
; arriav_lcell_comb     ; 116                         ;
;     arith             ; 27                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 86                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 69                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.04                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 23                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 60                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.37                                     ;
+-----------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC                                             ; 93 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 93 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 92 (60)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Sun Apr 26 22:07:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 3 design units, including 3 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC
    Info (12023): Found entity 2: ClockDivider
    Info (12023): Found entity 3: DE1_SoC_testbench
Info (12021): Found 2 design units, including 2 entities, in source file timer.sv
    Info (12023): Found entity 1: Timer
    Info (12023): Found entity 2: TimerTestbench
Info (12021): Found 1 design units, including 1 entities, in source file userinput.v
    Info (12023): Found entity 1: UserInput
Info (12021): Found 2 design units, including 2 entities, in source file enteringuranus.sv
    Info (12023): Found entity 1: enteringUranus
    Info (12023): Found entity 2: enteringUranus_testbench
Info (12021): Found 2 design units, including 2 entities, in source file leavinguranus.sv
    Info (12023): Found entity 1: leavingUranus
    Info (12023): Found entity 2: leavingUranus_testbench
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.sv
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file countup.v
    Info (12023): Found entity 1: CountUp
Info (12021): Found 1 design units, including 1 entities, in source file containsship.v
    Info (12023): Found entity 1: ContainsShip
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Info (12128): Elaborating entity "ContainsShip" for hierarchy "ContainsShip:interlocked"
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:cdiv"
Info (12128): Elaborating entity "CountUp" for hierarchy "CountUp:countUpinst"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "DFlipFlop:arriving"
Info (12128): Elaborating entity "UserInput" for hierarchy "UserInput:resetInput"
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:secTimer"
Info (12128): Elaborating entity "enteringUranus" for hierarchy "enteringUranus:enteringInterlock"
Info (12128): Elaborating entity "leavingUranus" for hierarchy "leavingUranus:leavingInterlock"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m484.tdf
    Info (12023): Found entity 1: altsyncram_m484
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Ship_Left"
Info (12244): Starting Rapid Recompile for partition "Top"
Info (12245): Skipping Rapid Recompile in synthesis for partition "Top" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 185 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 116 logic cells
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 131 logic cells
Info (144001): Generated suppressed messages file C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/output_files/DE1_SoC.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Sun Apr 26 22:07:42 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/zachn/Documents/nightmares/Lab 2/Interlock/output_files/DE1_SoC.map.smsg.


