Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Sep 18 15:43:29 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_ADC_timing_summary_routed.rpt -pb DAC_ADC_timing_summary_routed.pb -rpx DAC_ADC_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_ADC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.415        0.000                      0                  715        0.041        0.000                      0                  715        3.000        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      10.000          100.000         
  CLKFBIN       {0.000 5.000}      10.000          100.000         
  mmcm_clk_sig  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin           3.813        0.000                      0                   42        0.185        0.000                      0                   42        3.000        0.000                       0                    32  
  CLKFBIN                                                                                                                                                         8.751        0.000                       0                     2  
  mmcm_clk_sig        2.415        0.000                      0                  655        0.041        0.000                      0                  655        4.020        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clk_sig  sys_clk_pin         3.121        0.000                      0                   30        1.353        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.833ns (50.575%)  route 2.769ns (49.425%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.803    10.681    led_blink/clk_div/en_sig_0
    SLICE_X12Y21         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y21         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDSE (Setup_fdse_C_S)       -0.524    14.494    led_blink/clk_div/count_out_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.833ns (50.575%)  route 2.769ns (49.425%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.803    10.681    led_blink/clk_div/en_sig_0
    SLICE_X12Y21         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y21         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDSE (Setup_fdse_C_S)       -0.524    14.494    led_blink/clk_div/count_out_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.833ns (53.341%)  route 2.478ns (46.659%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.512    10.390    led_blink/clk_div/en_sig_0
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.439    14.780    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDSE (Setup_fdse_C_S)       -0.524    14.495    led_blink/clk_div/count_out_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.833ns (53.341%)  route 2.478ns (46.659%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.512    10.390    led_blink/clk_div/en_sig_0
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.439    14.780    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDSE (Setup_fdse_C_S)       -0.524    14.495    led_blink/clk_div/count_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.833ns (53.470%)  route 2.465ns (46.530%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.500    10.378    led_blink/clk_div/en_sig_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[20]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDSE (Setup_fdse_C_S)       -0.524    14.491    led_blink/clk_div/count_out_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.833ns (53.470%)  route 2.465ns (46.530%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.500    10.378    led_blink/clk_div/en_sig_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[21]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDSE (Setup_fdse_C_S)       -0.524    14.491    led_blink/clk_div/count_out_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.833ns (53.470%)  route 2.465ns (46.530%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.500    10.378    led_blink/clk_div/en_sig_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[22]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDSE (Setup_fdse_C_S)       -0.524    14.491    led_blink/clk_div/count_out_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.833ns (53.470%)  route 2.465ns (46.530%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.500    10.378    led_blink/clk_div/en_sig_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[23]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDSE (Setup_fdse_C_S)       -0.524    14.491    led_blink/clk_div/count_out_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.833ns (53.470%)  route 2.465ns (46.530%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.500    10.378    led_blink/clk_div/en_sig_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[25]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDSE (Setup_fdse_C_S)       -0.524    14.491    led_blink/clk_div/count_out_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 led_blink/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 2.833ns (54.904%)  route 2.327ns (45.096%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558     5.079    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  led_blink/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.493     6.028    led_blink/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.152 r  led_blink/clk_div/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.152    led_blink/clk_div/minusOp_carry_i_4_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.684 r  led_blink/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.684    led_blink/clk_div/minusOp_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  led_blink/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.798    led_blink/clk_div/minusOp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  led_blink/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.912    led_blink/clk_div/minusOp_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  led_blink/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.026    led_blink/clk_div/minusOp_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  led_blink/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.140    led_blink/clk_div/minusOp_carry__3_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  led_blink/clk_div/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.254    led_blink/clk_div/minusOp_carry__4_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.602 f  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.815     8.418    led_blink/clk_div/sel0[26]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.331     8.749 f  led_blink/clk_div/count_out_sig[25]_i_9/O
                         net (fo=1, routed)           0.496     9.245    led_blink/clk_div/count_out_sig[25]_i_9_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.348     9.593 f  led_blink/clk_div/count_out_sig[25]_i_5/O
                         net (fo=1, routed)           0.161     9.754    led_blink/clk_div/count_out_sig[25]_i_5_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124     9.878 r  led_blink/clk_div/count_out_sig[25]_i_1/O
                         net (fo=13, routed)          0.361    10.239    led_blink/clk_div/en_sig_0
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[14]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y22         FDSE (Setup_fdse_C_S)       -0.524    14.492    led_blink/clk_div/count_out_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_blink/clk_div/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/sq_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.442    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  led_blink/clk_div/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  led_blink/clk_div/en_sig_reg/Q
                         net (fo=1, routed)           0.059     1.649    led_blink/clk_div/en_sig
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.098     1.747 r  led_blink/clk_div/sq_sig_i_1/O
                         net (fo=1, routed)           0.000     1.747    led_blink/clk_div_n_0
    SLICE_X12Y18         FDRE                                         r  led_blink/sq_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  led_blink/sq_sig_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    led_blink/sq_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.440    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  led_blink/clk_div/count_out_sig_reg[9]/Q
                         net (fo=2, routed)           0.067     1.648    led_blink/clk_div/count_out_sig_reg_n_0_[9]
    SLICE_X13Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.772 r  led_blink/clk_div/minusOp_carry__1/O[1]
                         net (fo=2, routed)           0.000     1.772    led_blink/clk_div/sel0[10]
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     1.952    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.102     1.542    led_blink/clk_div/count_out_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.558     1.441    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  led_blink/clk_div/count_out_sig_reg[5]/Q
                         net (fo=2, routed)           0.068     1.650    led_blink/clk_div/count_out_sig_reg_n_0_[5]
    SLICE_X13Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.774 r  led_blink/clk_div/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.000     1.774    led_blink/clk_div/sel0[6]
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.102     1.543    led_blink/clk_div/count_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.049%)  route 0.067ns (19.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.442    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  led_blink/clk_div/count_out_sig_reg[3]/Q
                         net (fo=2, routed)           0.067     1.650    led_blink/clk_div/count_out_sig_reg_n_0_[3]
    SLICE_X13Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.777 r  led_blink/clk_div/minusOp_carry/O[3]
                         net (fo=2, routed)           0.000     1.777    led_blink/clk_div/sel0[4]
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.102     1.544    led_blink/clk_div/count_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.287ns (83.698%)  route 0.056ns (16.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.442    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  led_blink/clk_div/count_out_sig_reg[2]/Q
                         net (fo=2, routed)           0.056     1.639    led_blink/clk_div/count_out_sig_reg_n_0_[2]
    SLICE_X13Y18         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.785 r  led_blink/clk_div/minusOp_carry/O[2]
                         net (fo=2, routed)           0.000     1.785    led_blink/clk_div/sel0[3]
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.102     1.544    led_blink/clk_div/count_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.287ns (83.698%)  route 0.056ns (16.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.440    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  led_blink/clk_div/count_out_sig_reg[10]/Q
                         net (fo=2, routed)           0.056     1.637    led_blink/clk_div/count_out_sig_reg_n_0_[10]
    SLICE_X13Y20         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.783 r  led_blink/clk_div/minusOp_carry__1/O[2]
                         net (fo=2, routed)           0.000     1.783    led_blink/clk_div/sel0[11]
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     1.952    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.102     1.542    led_blink/clk_div/count_out_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.287ns (83.698%)  route 0.056ns (16.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_blink/clk_div/count_out_sig_reg[26]/Q
                         net (fo=2, routed)           0.056     1.633    led_blink/clk_div/count_out_sig_reg_n_0_[26]
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.779 r  led_blink/clk_div/minusOp_carry__5/O[2]
                         net (fo=2, routed)           0.000     1.779    led_blink/clk_div/sel0[27]
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[27]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.102     1.538    led_blink/clk_div/count_out_sig_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.456%)  route 0.110ns (30.544%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.442    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  led_blink/clk_div/count_out_sig_reg[2]/Q
                         net (fo=2, routed)           0.110     1.694    led_blink/clk_div/count_out_sig_reg_n_0_[2]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.739 r  led_blink/clk_div/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.739    led_blink/clk_div/minusOp_carry_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.804 r  led_blink/clk_div/minusOp_carry/O[1]
                         net (fo=2, routed)           0.000     1.804    led_blink/clk_div/sel0[2]
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.102     1.544    led_blink/clk_div/count_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.456%)  route 0.110ns (30.544%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  led_blink/clk_div/count_out_sig_reg[18]/Q
                         net (fo=2, routed)           0.110     1.691    led_blink/clk_div/count_out_sig_reg_n_0_[18]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.736 r  led_blink/clk_div/minusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000     1.736    led_blink/clk_div/minusOp_carry__3_i_3_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.801 r  led_blink/clk_div/minusOp_carry__3/O[1]
                         net (fo=2, routed)           0.000     1.801    led_blink/clk_div/sel0[18]
    SLICE_X13Y22         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.950    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[18]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.102     1.541    led_blink/clk_div/count_out_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_blink/clk_div/count_out_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.456%)  route 0.110ns (30.544%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.553     1.436    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  led_blink/clk_div/count_out_sig_reg[26]/Q
                         net (fo=2, routed)           0.110     1.688    led_blink/clk_div/count_out_sig_reg_n_0_[26]
    SLICE_X13Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.733 r  led_blink/clk_div/minusOp_carry__5_i_2/O
                         net (fo=1, routed)           0.000     1.733    led_blink/clk_div/minusOp_carry__5_i_2_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.798 r  led_blink/clk_div/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.000     1.798    led_blink/clk_div/sel0[26]
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.947    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.102     1.538    led_blink/clk_div/count_out_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y18     led_blink/sq_sig_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X12Y20     led_blink/clk_div/count_out_sig_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X12Y22     led_blink/clk_div/count_out_sig_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[13]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y21     led_blink/clk_div/count_out_sig_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y24     led_blink/clk_div/count_out_sig_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y24     led_blink/clk_div/count_out_sig_reg[27]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[13]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y22     led_blink/clk_div/count_out_sig_reg[14]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y21     led_blink/clk_div/count_out_sig_reg[15]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y18     led_blink/sq_sig_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y20     led_blink/clk_div/count_out_sig_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X12Y20     led_blink/clk_div/count_out_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y18     led_blink/clk_div/count_out_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y24     led_blink/clk_div/count_out_sig_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y24     led_blink/clk_div/count_out_sig_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_sig
  To Clock:  mmcm_clk_sig

Setup :            0  Failing Endpoints,  Worst Slack        2.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[8].middle_reg/reg2/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 4.281ns (57.499%)  route 3.164ns (42.501%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 17.991 - 10.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.565     8.507    filter/gen_middle[7].middle_reg/reg0/mmcm_clk
    SLICE_X39Y45         FDRE                                         r  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     8.963 f  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          0.925     9.888    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]_0
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.012 r  filter/gen_middle[7].middle_reg/reg0/mult_out__3_carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry_0[0]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.582 f  filter/gen_middle[8].middle_reg/mult1/mult_out__3_carry/CO[2]
                         net (fo=9, routed)           1.044    11.626    filter/gen_middle[8].middle_reg/mult1/CO[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.341    11.967 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.967    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.450 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.450    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.721 r  filter/gen_middle[8].middle_reg/mult1/sum_out_sig_carry__1_i_5__1/CO[0]
                         net (fo=2, routed)           0.398    13.119    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[16][0]
    SLICE_X42Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    13.970 r  filter/gen_middle[7].middle_reg/reg0/sum_out_sig_carry__2_i_2__2/O[2]
                         net (fo=1, routed)           0.796    14.767    filter/gen_middle[7].middle_reg/reg2/O[1]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.301    15.068 r  filter/gen_middle[7].middle_reg/reg2/sum_out_sig_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000    15.068    filter/gen_middle[8].middle_reg/reg_out_reg[16]_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.001    15.618    filter/gen_middle[8].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.952 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__3/O[1]
                         net (fo=1, routed)           0.000    15.952    filter/gen_middle[8].middle_reg/reg2/D[17]
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.438    17.991    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[18]/C
                         clock pessimism              0.388    18.379    
                         clock uncertainty           -0.074    18.306    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    18.368    filter/gen_middle[8].middle_reg/reg2/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[8].middle_reg/reg2/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 4.186ns (56.950%)  route 3.164ns (43.050%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 17.991 - 10.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.565     8.507    filter/gen_middle[7].middle_reg/reg0/mmcm_clk
    SLICE_X39Y45         FDRE                                         r  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     8.963 f  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          0.925     9.888    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]_0
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.012 r  filter/gen_middle[7].middle_reg/reg0/mult_out__3_carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry_0[0]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.582 f  filter/gen_middle[8].middle_reg/mult1/mult_out__3_carry/CO[2]
                         net (fo=9, routed)           1.044    11.626    filter/gen_middle[8].middle_reg/mult1/CO[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.341    11.967 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.967    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.450 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.450    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.721 r  filter/gen_middle[8].middle_reg/mult1/sum_out_sig_carry__1_i_5__1/CO[0]
                         net (fo=2, routed)           0.398    13.119    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[16][0]
    SLICE_X42Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    13.970 r  filter/gen_middle[7].middle_reg/reg0/sum_out_sig_carry__2_i_2__2/O[2]
                         net (fo=1, routed)           0.796    14.767    filter/gen_middle[7].middle_reg/reg2/O[1]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.301    15.068 r  filter/gen_middle[7].middle_reg/reg2/sum_out_sig_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000    15.068    filter/gen_middle[8].middle_reg/reg_out_reg[16]_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.001    15.618    filter/gen_middle[8].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.857 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__3/O[2]
                         net (fo=1, routed)           0.000    15.857    filter/gen_middle[8].middle_reg/reg2/D[18]
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.438    17.991    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[19]/C
                         clock pessimism              0.388    18.379    
                         clock uncertainty           -0.074    18.306    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    18.368    filter/gen_middle[8].middle_reg/reg2/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[8].middle_reg/reg2/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 4.170ns (56.856%)  route 3.164ns (43.144%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 17.991 - 10.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.565     8.507    filter/gen_middle[7].middle_reg/reg0/mmcm_clk
    SLICE_X39Y45         FDRE                                         r  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     8.963 f  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          0.925     9.888    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]_0
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.012 r  filter/gen_middle[7].middle_reg/reg0/mult_out__3_carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry_0[0]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.582 f  filter/gen_middle[8].middle_reg/mult1/mult_out__3_carry/CO[2]
                         net (fo=9, routed)           1.044    11.626    filter/gen_middle[8].middle_reg/mult1/CO[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.341    11.967 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.967    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.450 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.450    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.721 r  filter/gen_middle[8].middle_reg/mult1/sum_out_sig_carry__1_i_5__1/CO[0]
                         net (fo=2, routed)           0.398    13.119    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[16][0]
    SLICE_X42Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    13.970 r  filter/gen_middle[7].middle_reg/reg0/sum_out_sig_carry__2_i_2__2/O[2]
                         net (fo=1, routed)           0.796    14.767    filter/gen_middle[7].middle_reg/reg2/O[1]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.301    15.068 r  filter/gen_middle[7].middle_reg/reg2/sum_out_sig_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000    15.068    filter/gen_middle[8].middle_reg/reg_out_reg[16]_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.618 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.001    15.618    filter/gen_middle[8].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.841 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__3/O[0]
                         net (fo=1, routed)           0.000    15.841    filter/gen_middle[8].middle_reg/reg2/D[16]
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.438    17.991    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y50         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[17]/C
                         clock pessimism              0.388    18.379    
                         clock uncertainty           -0.074    18.306    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    18.368    filter/gen_middle[8].middle_reg/reg2/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -15.841    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 4.037ns (56.064%)  route 3.164ns (43.936%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 18.002 - 10.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.565     8.507    filter/gen_middle[7].middle_reg/reg0/mmcm_clk
    SLICE_X39Y45         FDRE                                         r  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     8.963 f  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          0.925     9.888    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]_0
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.012 r  filter/gen_middle[7].middle_reg/reg0/mult_out__3_carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry_0[0]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.582 f  filter/gen_middle[8].middle_reg/mult1/mult_out__3_carry/CO[2]
                         net (fo=9, routed)           1.044    11.626    filter/gen_middle[8].middle_reg/mult1/CO[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.341    11.967 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.967    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.450 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.450    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.721 r  filter/gen_middle[8].middle_reg/mult1/sum_out_sig_carry__1_i_5__1/CO[0]
                         net (fo=2, routed)           0.398    13.119    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[16][0]
    SLICE_X42Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    13.970 r  filter/gen_middle[7].middle_reg/reg0/sum_out_sig_carry__2_i_2__2/O[2]
                         net (fo=1, routed)           0.796    14.767    filter/gen_middle[7].middle_reg/reg2/O[1]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.301    15.068 r  filter/gen_middle[7].middle_reg/reg2/sum_out_sig_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000    15.068    filter/gen_middle[8].middle_reg/reg_out_reg[16]_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.708 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__2/O[3]
                         net (fo=1, routed)           0.000    15.708    filter/gen_middle[8].middle_reg/reg2/D[15]
    SLICE_X40Y49         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.448    18.002    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y49         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/C
                         clock pessimism              0.468    18.470    
                         clock uncertainty           -0.074    18.397    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.062    18.459    filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         18.459    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 filter/gen_middle[3].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[4].middle_reg/reg2/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 4.150ns (58.300%)  route 2.968ns (41.700%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.998ns = ( 17.998 - 10.000 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.564     8.506    filter/gen_middle[3].middle_reg/reg0/mmcm_clk
    SLICE_X37Y42         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     8.962 r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          1.017     9.979    filter/gen_middle[4].middle_reg/mult1/S[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    10.527 r  filter/gen_middle[4].middle_reg/mult1/mult_out__3_carry/O[1]
                         net (fo=2, routed)           0.970    11.497    filter/gen_middle[4].middle_reg/mult1/mult_out__3_carry_n_6
    SLICE_X32Y42         LUT2 (Prop_lut2_I1_O)        0.303    11.800 r  filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.800    filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry_i_4__1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.350 r  filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry/CO[3]
                         net (fo=1, routed)           0.000    12.350    filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.464 r  filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.464    filter/gen_middle[4].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.735 r  filter/gen_middle[4].middle_reg/mult1/sum_out_sig_carry__1_i_5__0/CO[0]
                         net (fo=2, routed)           0.398    13.133    filter/gen_middle[3].middle_reg/reg0/CO[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.833    13.966 r  filter/gen_middle[3].middle_reg/reg0/sum_out_sig_carry__2_i_2/O[2]
                         net (fo=1, routed)           0.583    14.549    filter/gen_middle[3].middle_reg/reg2/O[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.302    14.851 r  filter/gen_middle[3].middle_reg/reg2/sum_out_sig_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000    14.851    filter/gen_middle[4].middle_reg/reg_out_reg[16]_2[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.401 r  filter/gen_middle[4].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.401    filter/gen_middle[4].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.624 r  filter/gen_middle[4].middle_reg/sum_out_sig_carry__3/O[0]
                         net (fo=1, routed)           0.000    15.624    filter/gen_middle[4].middle_reg/reg2/D[16]
    SLICE_X35Y45         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.444    17.998    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y45         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[19]/C
                         clock pessimism              0.396    18.394    
                         clock uncertainty           -0.074    18.321    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062    18.383    filter/gen_middle[4].middle_reg/reg2/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[11].middle_reg/reg2/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 4.542ns (62.634%)  route 2.710ns (37.366%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 18.002 - 10.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.566     8.508    filter/gen_middle[10].middle_reg/reg0/mmcm_clk
    SLICE_X43Y44         FDRE                                         r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     8.964 r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=15, routed)          0.689     9.653    filter/gen_middle[11].middle_reg/mult1/S[0]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660    10.313 r  filter/gen_middle[11].middle_reg/mult1/mult_out_carry/CO[2]
                         net (fo=8, routed)           0.531    10.844    filter/gen_middle[10].middle_reg/reg0/CO[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.631 r  filter/gen_middle[10].middle_reg/reg0/mult_out__7_carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.833    12.465    filter/gen_middle[11].middle_reg/mult1/reg_out_reg[11][0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.303    12.768 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.768    filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.300 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=2, routed)           0.000    13.300    filter/gen_middle[10].middle_reg/reg0/reg_out_reg[11][0]
    SLICE_X43Y46         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    13.942 r  filter/gen_middle[10].middle_reg/reg0/sum_out_sig_carry__1_i_1__4/O[3]
                         net (fo=1, routed)           0.656    14.598    filter/gen_middle[10].middle_reg/reg2/reg_out_reg[15]_0[2]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.904 r  filter/gen_middle[10].middle_reg/reg2/sum_out_sig_carry__2_i_4__4/O
                         net (fo=1, routed)           0.000    14.904    filter/gen_middle[11].middle_reg/reg_out_reg[15]_0[1]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.437    filter/gen_middle[11].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.760 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__3/O[1]
                         net (fo=1, routed)           0.000    15.760    filter/gen_middle[11].middle_reg/reg2/D[17]
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.448    18.002    filter/gen_middle[11].middle_reg/reg2/mmcm_clk
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[17]/C
                         clock pessimism              0.482    18.484    
                         clock uncertainty           -0.074    18.411    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.109    18.520    filter/gen_middle[11].middle_reg/reg2/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -15.760    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 filter/gen_middle[4].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 3.842ns (53.362%)  route 3.358ns (46.638%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 17.999 - 10.000 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.564     8.506    filter/gen_middle[4].middle_reg/reg0/mmcm_clk
    SLICE_X37Y42         FDRE                                         r  filter/gen_middle[4].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     8.962 f  filter/gen_middle[4].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          0.823     9.785    filter/gen_middle[4].middle_reg/reg0/S[0]
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124     9.909 r  filter/gen_middle[4].middle_reg/reg0/mult_out__0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.909    filter/gen_middle[5].middle_reg/mult1/S[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  filter/gen_middle[5].middle_reg/mult1/mult_out__0_carry/CO[3]
                         net (fo=7, routed)           0.969    11.429    filter/gen_middle[4].middle_reg/reg0/CO[0]
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.009 r  filter/gen_middle[4].middle_reg/reg0/sum_out_sig_carry__1_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.009    filter/gen_middle[4].middle_reg/reg0/sum_out_sig_carry__1_i_6__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.231 r  filter/gen_middle[4].middle_reg/reg0/sum_out_sig_carry__2_i_7__0/O[0]
                         net (fo=3, routed)           0.745    12.975    filter/gen_middle[4].middle_reg/reg0/sum_out_sig_carry__2_i_7__0_n_7
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    13.852 r  filter/gen_middle[4].middle_reg/reg0/sum_out_sig_carry__2_i_2__0/O[2]
                         net (fo=1, routed)           0.821    14.673    filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]_0[2]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.301    14.974 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000    14.974    filter/gen_middle[5].middle_reg/reg_out_reg[15]_1[2]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.372 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.372    filter/gen_middle[5].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.706 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__3/O[1]
                         net (fo=1, routed)           0.000    15.706    filter/gen_middle[5].middle_reg/reg2/D[17]
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.445    17.999    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/C
                         clock pessimism              0.483    18.482    
                         clock uncertainty           -0.074    18.409    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    18.471    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[11].middle_reg/reg2/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 4.534ns (62.593%)  route 2.710ns (37.407%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 18.002 - 10.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.566     8.508    filter/gen_middle[10].middle_reg/reg0/mmcm_clk
    SLICE_X43Y44         FDRE                                         r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     8.964 r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=15, routed)          0.689     9.653    filter/gen_middle[11].middle_reg/mult1/S[0]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660    10.313 r  filter/gen_middle[11].middle_reg/mult1/mult_out_carry/CO[2]
                         net (fo=8, routed)           0.531    10.844    filter/gen_middle[10].middle_reg/reg0/CO[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.631 r  filter/gen_middle[10].middle_reg/reg0/mult_out__7_carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.833    12.465    filter/gen_middle[11].middle_reg/mult1/reg_out_reg[11][0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.303    12.768 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.768    filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.300 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=2, routed)           0.000    13.300    filter/gen_middle[10].middle_reg/reg0/reg_out_reg[11][0]
    SLICE_X43Y46         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    13.942 r  filter/gen_middle[10].middle_reg/reg0/sum_out_sig_carry__1_i_1__4/O[3]
                         net (fo=1, routed)           0.656    14.598    filter/gen_middle[10].middle_reg/reg2/reg_out_reg[15]_0[2]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.904 r  filter/gen_middle[10].middle_reg/reg2/sum_out_sig_carry__2_i_4__4/O
                         net (fo=1, routed)           0.000    14.904    filter/gen_middle[11].middle_reg/reg_out_reg[15]_0[1]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.437    filter/gen_middle[11].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.752 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__3/O[3]
                         net (fo=1, routed)           0.000    15.752    filter/gen_middle[11].middle_reg/reg2/D[19]
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.448    18.002    filter/gen_middle[11].middle_reg/reg2/mmcm_clk
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[19]/C
                         clock pessimism              0.482    18.484    
                         clock uncertainty           -0.074    18.411    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.109    18.520    filter/gen_middle[11].middle_reg/reg2/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -15.752    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[8].middle_reg/reg2/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 3.977ns (55.695%)  route 3.164ns (44.305%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 18.002 - 10.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.565     8.507    filter/gen_middle[7].middle_reg/reg0/mmcm_clk
    SLICE_X39Y45         FDRE                                         r  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     8.963 f  filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=16, routed)          0.925     9.888    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[6]_0
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.012 r  filter/gen_middle[7].middle_reg/reg0/mult_out__3_carry_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry_0[0]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.582 f  filter/gen_middle[8].middle_reg/mult1/mult_out__3_carry/CO[2]
                         net (fo=9, routed)           1.044    11.626    filter/gen_middle[8].middle_reg/mult1/CO[0]
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.341    11.967 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.967    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_i_3__0_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.450 r  filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.450    filter/gen_middle[8].middle_reg/mult1/mult_out__7_carry__0_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.721 r  filter/gen_middle[8].middle_reg/mult1/sum_out_sig_carry__1_i_5__1/CO[0]
                         net (fo=2, routed)           0.398    13.119    filter/gen_middle[7].middle_reg/reg0/reg_out_reg[16][0]
    SLICE_X42Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    13.970 r  filter/gen_middle[7].middle_reg/reg0/sum_out_sig_carry__2_i_2__2/O[2]
                         net (fo=1, routed)           0.796    14.767    filter/gen_middle[7].middle_reg/reg2/O[1]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.301    15.068 r  filter/gen_middle[7].middle_reg/reg2/sum_out_sig_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000    15.068    filter/gen_middle[8].middle_reg/reg_out_reg[16]_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.648 r  filter/gen_middle[8].middle_reg/sum_out_sig_carry__2/O[2]
                         net (fo=1, routed)           0.000    15.648    filter/gen_middle[8].middle_reg/reg2/D[14]
    SLICE_X40Y49         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.448    18.002    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y49         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[15]/C
                         clock pessimism              0.468    18.470    
                         clock uncertainty           -0.074    18.397    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.062    18.459    filter/gen_middle[8].middle_reg/reg2/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         18.459    
                         arrival time                         -15.648    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[11].middle_reg/reg2/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.458ns (62.196%)  route 2.710ns (37.804%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 18.002 - 10.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.566     8.508    filter/gen_middle[10].middle_reg/reg0/mmcm_clk
    SLICE_X43Y44         FDRE                                         r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     8.964 r  filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=15, routed)          0.689     9.653    filter/gen_middle[11].middle_reg/mult1/S[0]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660    10.313 r  filter/gen_middle[11].middle_reg/mult1/mult_out_carry/CO[2]
                         net (fo=8, routed)           0.531    10.844    filter/gen_middle[10].middle_reg/reg0/CO[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    11.631 r  filter/gen_middle[10].middle_reg/reg0/mult_out__7_carry__0_i_1__2/O[1]
                         net (fo=2, routed)           0.833    12.465    filter/gen_middle[11].middle_reg/mult1/reg_out_reg[11][0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.303    12.768 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000    12.768    filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0_i_3__2_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.300 r  filter/gen_middle[11].middle_reg/mult1/mult_out__7_carry__0/CO[3]
                         net (fo=2, routed)           0.000    13.300    filter/gen_middle[10].middle_reg/reg0/reg_out_reg[11][0]
    SLICE_X43Y46         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    13.942 r  filter/gen_middle[10].middle_reg/reg0/sum_out_sig_carry__1_i_1__4/O[3]
                         net (fo=1, routed)           0.656    14.598    filter/gen_middle[10].middle_reg/reg2/reg_out_reg[15]_0[2]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.904 r  filter/gen_middle[10].middle_reg/reg2/sum_out_sig_carry__2_i_4__4/O
                         net (fo=1, routed)           0.000    14.904    filter/gen_middle[11].middle_reg/reg_out_reg[15]_0[1]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.437    filter/gen_middle[11].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.676 r  filter/gen_middle[11].middle_reg/sum_out_sig_carry__3/O[2]
                         net (fo=1, routed)           0.000    15.676    filter/gen_middle[11].middle_reg/reg2/D[18]
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.457    14.798    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.881 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.463    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.554 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.448    18.002    filter/gen_middle[11].middle_reg/reg2/mmcm_clk
    SLICE_X42Y47         FDRE                                         r  filter/gen_middle[11].middle_reg/reg2/reg_out_reg[18]/C
                         clock pessimism              0.482    18.484    
                         clock uncertainty           -0.074    18.411    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.109    18.520    filter/gen_middle[11].middle_reg/reg2/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  2.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y44         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[13]/Q
                         net (fo=1, routed)           0.160     2.857    filter/gen_middle[4].middle_reg/reg2/reg_out_reg_n_0_[13]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.902 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.902    filter/gen_middle[5].middle_reg/reg_out_reg[15]_1[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.967 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.967    filter/gen_middle[5].middle_reg/reg2/D[13]
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[13]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.043%)  route 0.160ns (38.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y43         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[9]/Q
                         net (fo=1, routed)           0.160     2.857    filter/gen_middle[4].middle_reg/reg2/reg_out_reg_n_0_[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.902 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     2.902    filter/gen_middle[5].middle_reg/reg_out_reg[11][0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.967 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.967    filter/gen_middle[5].middle_reg/reg2/D[9]
    SLICE_X36Y43         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y43         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[9]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.598%)  route 0.160ns (38.402%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y43         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[12]/Q
                         net (fo=1, routed)           0.160     2.856    filter/gen_middle[4].middle_reg/reg2/reg_out_reg_n_0_[12]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.901 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     2.901    filter/gen_middle[5].middle_reg/reg_out_reg[15]_1[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.971 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.971    filter/gen_middle[5].middle_reg/reg2/D[12]
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[12]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.249ns (59.791%)  route 0.167ns (40.209%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.561     2.555    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y41         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     2.696 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/Q
                         net (fo=2, routed)           0.167     2.863    filter/gen_middle[5].middle_reg/DI[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.971 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry/O[3]
                         net (fo=1, routed)           0.000     2.971    filter/gen_middle[5].middle_reg/reg2/D[3]
    SLICE_X36Y41         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.831     3.387    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y41         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[3]/C
                         clock pessimism             -0.567     2.820    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     2.925    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 filter/first_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[0].middle_reg/reg2/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.251ns (57.063%)  route 0.189ns (42.937%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.561     2.555    filter/first_reg/reg0/mmcm_clk
    SLICE_X36Y39         FDRE                                         r  filter/first_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     2.696 r  filter/first_reg/reg0/reg_out_reg[6]/Q
                         net (fo=13, routed)          0.189     2.884    filter/gen_middle[0].middle_reg/reg_out[0]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.045     2.929 r  filter/gen_middle[0].middle_reg/reg_out[4]_i_3/O
                         net (fo=1, routed)           0.000     2.929    filter/gen_middle[0].middle_reg/reg_out[4]_i_3_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.994 r  filter/gen_middle[0].middle_reg/reg_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.994    filter/gen_middle[0].middle_reg/reg2/D[1]
    SLICE_X35Y39         FDRE                                         r  filter/gen_middle[0].middle_reg/reg2/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.829     3.385    filter/gen_middle[0].middle_reg/reg2/mmcm_clk
    SLICE_X35Y39         FDRE                                         r  filter/gen_middle[0].middle_reg/reg2/reg_out_reg[2]/C
                         clock pessimism             -0.567     2.818    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     2.923    filter/gen_middle[0].middle_reg/reg2/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.265ns (59.393%)  route 0.181ns (40.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y44         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/Q
                         net (fo=3, routed)           0.181     2.878    filter/gen_middle[5].middle_reg/reg_out_reg[19][7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     3.002 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__3/O[1]
                         net (fo=1, routed)           0.000     3.002    filter/gen_middle[5].middle_reg/reg2/D[17]
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.249ns (55.528%)  route 0.199ns (44.472%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y43         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[11]/Q
                         net (fo=1, routed)           0.199     2.896    filter/gen_middle[4].middle_reg/reg2/reg_out_reg_n_0_[11]
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.941 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     2.941    filter/gen_middle[5].middle_reg/reg_out_reg[11][2]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.004 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__1/O[3]
                         net (fo=1, routed)           0.000     3.004    filter/gen_middle[5].middle_reg/reg2/D[11]
    SLICE_X36Y43         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y43         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[11]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.249ns (54.065%)  route 0.212ns (45.935%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y44         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[15]/Q
                         net (fo=3, routed)           0.212     2.908    filter/gen_middle[4].middle_reg/reg2/Q[9]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.953 r  filter/gen_middle[4].middle_reg/reg2/sum_out_sig_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     2.953    filter/gen_middle[5].middle_reg/reg_out_reg[15]_1[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.016 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__2/O[3]
                         net (fo=1, routed)           0.000     3.016    filter/gen_middle[5].middle_reg/reg2/D[15]
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y44         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[15]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[9].middle_reg/reg2/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.521%)  route 0.109ns (23.479%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.564     2.558    filter/gen_middle[8].middle_reg/reg2/mmcm_clk
    SLICE_X40Y49         FDRE                                         r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     2.699 r  filter/gen_middle[8].middle_reg/reg2/reg_out_reg[16]/Q
                         net (fo=3, routed)           0.108     2.807    filter/gen_middle[8].middle_reg/reg2/Q[14]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.852 r  filter/gen_middle[8].middle_reg/reg2/sum_out_sig_carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     2.852    filter/gen_middle[9].middle_reg/S[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.967 r  filter/gen_middle[9].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.968    filter/gen_middle[9].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.022 r  filter/gen_middle[9].middle_reg/sum_out_sig_carry__3/O[0]
                         net (fo=1, routed)           0.000     3.022    filter/gen_middle[9].middle_reg/reg2/D[17]
    SLICE_X41Y50         FDRE                                         r  filter/gen_middle[9].middle_reg/reg2/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.387    filter/gen_middle[9].middle_reg/reg2/mmcm_clk
    SLICE_X41Y50         FDRE                                         r  filter/gen_middle[9].middle_reg/reg2/reg_out_reg[18]/C
                         clock pessimism             -0.562     2.826    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     2.931    filter/gen_middle[9].middle_reg/reg2/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 filter/gen_middle[4].middle_reg/reg2/reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[5].middle_reg/reg2/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.287ns (61.975%)  route 0.176ns (38.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.562     2.556    filter/gen_middle[4].middle_reg/reg2/mmcm_clk
    SLICE_X35Y44         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[16]/Q
                         net (fo=3, routed)           0.176     2.873    filter/gen_middle[5].middle_reg/reg_out_reg[19][8]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     3.019 r  filter/gen_middle[5].middle_reg/sum_out_sig_carry__3/O[2]
                         net (fo=1, routed)           0.000     3.019    filter/gen_middle[5].middle_reg/reg2/D[18]
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.817     1.944    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.997 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.527    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.832     3.388    filter/gen_middle[5].middle_reg/reg2/mmcm_clk
    SLICE_X36Y45         FDRE                                         r  filter/gen_middle[5].middle_reg/reg2/reg_out_reg[19]/C
                         clock pessimism             -0.567     2.821    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     2.926    filter/gen_middle[5].middle_reg/reg2/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_sig
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm0/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm0/BUFG_clk_out/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y45     adc/pdm_out_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y39     clk_div/count_out_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y40     clk_div/count_out_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y39     clk_div/count_out_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y50     dac/pulse_width/count_out_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y50     dac/pulse_width/count_out_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y44     filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y40     filter/gen_middle[10].middle_reg/reg2/reg_out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm0/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y18     mmcm0/sync_rst/shift_reg/reg_state_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y18     mmcm0/sync_rst/shift_reg/reg_state_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y44     filter/gen_middle[10].middle_reg/reg0/reg_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y43     filter/gen_middle[10].middle_reg/reg2/reg_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y43     filter/gen_middle[10].middle_reg/reg2/reg_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y43     filter/gen_middle[10].middle_reg/reg2/reg_out_reg[14]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y18     mmcm0/sync_rst/shift_reg/reg_state_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y40     filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___filter_gen_middle_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y18     mmcm0/sync_rst/shift_reg/reg_state_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50     dac/pulse_width/count_out_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y50     dac/pulse_width/count_out_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y47     filter/gen_middle[11].middle_reg/reg2/reg_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y47     filter/gen_middle[11].middle_reg/reg2/reg_out_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_sig
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.478ns (18.636%)  route 2.087ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.087    11.061    led_blink/clk_div/mmcm_rst
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433    14.774    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[26]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.172    14.782    
    SLICE_X13Y24         FDRE (Setup_fdre_C_R)       -0.600    14.182    led_blink/clk_div/count_out_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.478ns (18.636%)  route 2.087ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.087    11.061    led_blink/clk_div/mmcm_rst
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433    14.774    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[27]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.172    14.782    
    SLICE_X13Y24         FDRE (Setup_fdre_C_R)       -0.600    14.182    led_blink/clk_div/count_out_sig_reg[27]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.478ns (19.654%)  route 1.954ns (80.346%))
  Logic Levels:           0  
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         1.954    10.928    led_blink/clk_div/mmcm_rst
    SLICE_X13Y23         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.172    14.784    
    SLICE_X13Y23         FDRE (Setup_fdre_C_R)       -0.600    14.184    led_blink/clk_div/count_out_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.773ns (25.099%)  route 2.307ns (74.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.307    11.281    led_blink/clk_div/mmcm_rst
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.295    11.576 r  led_blink/clk_div/count_out_sig[19]_i_1/O
                         net (fo=1, routed)           0.000    11.576    led_blink/clk_div/count_out_sig[19]_i_1_n_0
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.172    14.785    
    SLICE_X12Y22         FDSE (Setup_fdse_C_D)        0.081    14.866    led_blink/clk_div/count_out_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.773ns (25.331%)  route 2.279ns (74.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.279    11.253    led_blink/clk_div/mmcm_rst
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.295    11.548 r  led_blink/clk_div/count_out_sig[23]_i_1/O
                         net (fo=1, routed)           0.000    11.548    led_blink/clk_div/count_out_sig[23]_i_1_n_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.172    14.784    
    SLICE_X12Y23         FDSE (Setup_fdse_C_D)        0.079    14.863    led_blink/clk_div/count_out_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.802ns (26.034%)  route 2.279ns (73.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.279    11.253    led_blink/clk_div/mmcm_rst
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.324    11.577 r  led_blink/clk_div/count_out_sig[25]_i_2/O
                         net (fo=1, routed)           0.000    11.577    led_blink/clk_div/count_out_sig[25]_i_2_n_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.172    14.784    
    SLICE_X12Y23         FDSE (Setup_fdse_C_D)        0.118    14.902    led_blink/clk_div/count_out_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.478ns (20.499%)  route 1.854ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        -3.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         1.854    10.828    led_blink/clk_div/mmcm_rst
    SLICE_X13Y22         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.172    14.785    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.600    14.185    led_blink/clk_div/count_out_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.773ns (25.973%)  route 2.203ns (74.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         2.203    11.177    led_blink/clk_div/mmcm_rst
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.295    11.472 r  led_blink/clk_div/count_out_sig[22]_i_1/O
                         net (fo=1, routed)           0.000    11.472    led_blink/clk_div/count_out_sig[22]_i_1_n_0
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y23         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.172    14.784    
    SLICE_X12Y23         FDSE (Setup_fdse_C_D)        0.081    14.865    led_blink/clk_div/count_out_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.478ns (22.239%)  route 1.671ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        -3.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         1.671    10.645    led_blink/clk_div/mmcm_rst
    SLICE_X13Y21         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.779    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[16]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.172    14.787    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.600    14.187    led_blink/clk_div/count_out_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.773ns (28.784%)  route 1.913ns (71.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575     5.096    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.184 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.846    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         1.554     8.496    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.478     8.974 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         1.913    10.887    led_blink/clk_div/mmcm_rst
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.295    11.182 r  led_blink/clk_div/count_out_sig[14]_i_1/O
                         net (fo=1, routed)           0.000    11.182    led_blink/clk_div/count_out_sig[14]_i_1_n_0
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y22         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.172    14.785    
    SLICE_X12Y22         FDSE (Setup_fdse_C_D)        0.077    14.862    led_blink/clk_div/count_out_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/en_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/clk_div/mmcm_rst
    SLICE_X12Y18         FDRE                                         r  led_blink/clk_div/en_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  led_blink/clk_div/en_sig_reg/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X12Y18         FDRE (Hold_fdre_C_R)        -0.044     1.838    led_blink/clk_div/en_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/sq_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/mmcm_rst
    SLICE_X12Y18         FDRE                                         r  led_blink/sq_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/CLK_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  led_blink/sq_sig_reg/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X12Y18         FDRE (Hold_fdre_C_R)        -0.044     1.838    led_blink/sq_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/clk_div/mmcm_rst
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[1]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X13Y18         FDRE (Hold_fdre_C_R)        -0.071     1.811    led_blink/clk_div/count_out_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/clk_div/mmcm_rst
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[2]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X13Y18         FDRE (Hold_fdre_C_R)        -0.071     1.811    led_blink/clk_div/count_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/clk_div/mmcm_rst
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[3]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X13Y18         FDRE (Hold_fdre_C_R)        -0.071     1.811    led_blink/clk_div/count_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.148ns (23.083%)  route 0.493ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.493     3.191    led_blink/clk_div/mmcm_rst
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.827     1.954    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[4]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.172     1.882    
    SLICE_X13Y18         FDRE (Hold_fdre_C_R)        -0.071     1.811    led_blink/clk_div/count_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.148ns (21.010%)  route 0.556ns (78.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.556     3.254    led_blink/clk_div/mmcm_rst
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[5]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.172     1.881    
    SLICE_X13Y19         FDRE (Hold_fdre_C_R)        -0.071     1.810    led_blink/clk_div/count_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.148ns (21.010%)  route 0.556ns (78.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.556     3.254    led_blink/clk_div/mmcm_rst
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[6]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.172     1.881    
    SLICE_X13Y19         FDRE (Hold_fdre_C_R)        -0.071     1.810    led_blink/clk_div/count_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.148ns (21.010%)  route 0.556ns (78.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.556     3.254    led_blink/clk_div/mmcm_rst
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  led_blink/clk_div/count_out_sig_reg[8]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.172     1.881    
    SLICE_X13Y19         FDRE (Hold_fdre_C_R)        -0.071     1.810    led_blink/clk_div/count_out_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink/clk_div/count_out_sig_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.244ns (25.046%)  route 0.730ns (74.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.549     1.432    mmcm0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.482 r  mmcm0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.968    mmcm0/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  mmcm0/BUFG_clk_out/O
                         net (fo=327, routed)         0.556     2.550    mmcm0/sync_rst/shift_reg/mmcm_clk
    SLICE_X38Y18         FDRE                                         r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     2.698 r  mmcm0/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=351, routed)         0.730     3.428    led_blink/clk_div/mmcm_rst
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.096     3.524 r  led_blink/clk_div/count_out_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     3.524    led_blink/clk_div/count_out_sig[7]_i_1_n_0
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     1.952    led_blink/clk_div/CLK_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  led_blink/clk_div/count_out_sig_reg[7]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.172     1.880    
    SLICE_X12Y20         FDSE (Hold_fdse_C_D)         0.131     2.011    led_blink/clk_div/count_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.513    





