# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv" \
"../../../../lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv" \
"../../../../lab6.srcs/sources_1/new/fallingblk_coords.sv" \
"../../../../lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv" \
"../../../../lab6.srcs/sim_1/new/testbench.sv" \

# Do not sort compile order
nosort
