verilog2vhdl:                  Verilog to VHDL Converter
verilog2vhdl:               Version: 6.3.0 Released on 22 Dec 2018
verilog2vhdl:          Support info: help@edautils.com
verilog2vhdl:      
verilog2vhdl:      Copyright (c) 2012-2018 EDAUtils
verilog2vhdl:      All rights reserved.
verilog2vhdl:       
verilog2vhdl:           
verilog2vhdl:      IN NO EVENT SHALL EDAUtils BE LIABLE TO ANY PARTY FOR 
verilog2vhdl:      DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
verilog2vhdl:      DAMAGES, INCLUDING LOST PROFITS, ARISING OUT OF THE USE 
verilog2vhdl:      OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF 
verilog2vhdl:      EDAUtils HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH 
verilog2vhdl:      DAMAGE. EDAUtils SPECIFICALLY DISCLAIMS ANY WARRANTIES,
verilog2vhdl:      INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
verilog2vhdl:      MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE
verilog2vhdl:      SOFTWARE PROVIDED HEREUNDER IS ON AN "AS IS" BASIS, AND 
verilog2vhdl:      EDAUtils HAS NO OBLIGATIONS TO PROVIDE MAINTENANCE,
verilog2vhdl:      SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.
verilog2vhdl:      USER SHALL NOT, DIRECTLY, INDIRECTLY, ALONE, OR WITH
verilog2vhdl:      ANOTHER PARTY, (i) COPY, DISASSEMBLE, REVERSE ENGINEER, OR
verilog2vhdl:      DECOMPILE THE TOOL(S) (ii) MODIFY, CREATE DERIVATIVE TOOLS BASED
verilog2vhdl:      UPON, OR TRANSLATE THE TOOL(S) (iii) LICENSE, SELL, RENT, LEASE,
verilog2vhdl:      TRANSFER, GRANT ANY RIGHTS IN OR OTHERWISE COMMERCIALLY 
verilog2vhdl:      EXPLOIT THE TOOL(S) IN ANY FORM TO ANY OTHER PARTY, NOR SHALL
verilog2vhdl:      USER ATTEMPT TO DO ANY OF THE FOREGOING OR CAUSE OR PERMIT
verilog2vhdl:      ANY THIRD PARTY TO DO OR ATTEMPT TO DO ANY OF THE FOREGOING,
verilog2vhdl:      EXCEPT AS EXPRESSLY PERMITTED HEREUNDER. YOU ACKNOWLEDGE
verilog2vhdl:      AND AGREE THAT EDAUtils SHALL OWN ALL RIGHT, TITLE AND INTEREST
verilog2vhdl:      IN AND TO ALL INTELLECTUAL PROPERTY RIGHTS (INCLUDING
verilog2vhdl:      ALL DERIVATIVES OR IMPROVEMENTS THEREOF) IN THE TOOL(S) AND
verilog2vhdl:      ANY SUGGESTIONS, ENHANCEMENT REQUESTS, FEEDBACK,
verilog2vhdl:      RECOMMENDATIONS OR OTHER INFORMATION PROVIDED BY USERS
verilog2vhdl:      RELATING TO THE TOOL(S).
verilog2vhdl:             
verilog2vhdl: Note: 51925: Running with option:  -in /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v -top spi_pll -out /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/output/output.vhd  -user andrewashrafattia15@gmail.com  ...
verilog2vhdl: Note: 51815: Preprocessing input file '/scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v' ...
verilog2vhdl: Note: 51630: Completed first pass of the preprocessing ...
verilog2vhdl: Note: 51632: Finished preprocessing of the file '/scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v' ...
verilog2vhdl: Note: 51633: Writtten the preprocessed RTL in the file : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/edautils_temp_file2997464972972146095.v ...
verilog2vhdl: Note: 51602: Finished preprocessing of the file '/scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v' ...
verilog2vhdl: Note: 51817: Parsing input file '/scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v' ...
verilog2vhdl: Note: 51604: Completed  parsing ...
verilog2vhdl: Note: 51926: Memory usage after parsing input file ...
verilog2vhdl:              Total Memory Acuired: 81.0 MB
verilog2vhdl:                              Used: 28.63 MB
verilog2vhdl:                              Free: 52.36 MB
verilog2vhdl:                      Percent Used: 35.35 %
verilog2vhdl:                      Percent Free: 64.64 %
verilog2vhdl: Note: 51928: Memory usage after elaboration ...
verilog2vhdl:              Total Memory Acuired: 81.0 MB
verilog2vhdl:                              Used: 16.41 MB
verilog2vhdl:                              Free: 64.58 MB
verilog2vhdl:                      Percent Used: 20.27 %
verilog2vhdl:                      Percent Free: 79.72 %
verilog2vhdl: Note: 51933: Attemping to repair the (dummy?)port size and direction of the dummy module 'altpll' ...
verilog2vhdl: Warning: 51542: Unsupported bit string value '"AUTO"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'bandwidth_type' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk0_divide_by' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk0_duty_cycle' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk0_multiply_by' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"277778"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:110 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk0_phase_shift' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk1_divide_by' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk1_duty_cycle' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk1_multiply_by' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"166667"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:114 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'clk1_phase_shift' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"CLK0"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:115 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'compensate_clock' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'inclk0_input_frequency' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"MAX 10"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:117 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'intended_device_family' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"CBX_MODULE_PREFIX=spi_pll"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:118 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'lpm_hint' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"altpll"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:119 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'lpm_type' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"NORMAL"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:120 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'operation_mode' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"AUTO"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:121 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'pll_type' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:122 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_activeclock' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_USED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:123 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_areset' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:124 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkbad0' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:125 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkbad1' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:126 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkloss' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:127 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkswitch' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:128 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_configupdate' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:129 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_fbin' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_USED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:130 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_inclk0' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:131 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_inclk1' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:132 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_locked' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:133 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_pfdena' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:134 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_phasecounterselect' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:135 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_phasedone' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:136 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_phasestep' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:137 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_phaseupdown' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:138 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_pllena' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:139 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scanaclr' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:140 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scanclk' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:141 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scanclkena' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:142 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scandata' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:143 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scandataout' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:144 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scandone' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:145 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scanread' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:146 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_scanwrite' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_USED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:147 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk0' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_USED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:148 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk1' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:149 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk2' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:150 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk3' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:151 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk4' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:152 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clk5' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:153 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena0' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:154 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena1' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:155 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena2' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:156 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena3' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:157 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena4' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:158 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_clkena5' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:159 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_extclk0' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:160 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_extclk1' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:161 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_extclk2' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 51542: Unsupported bit string value '"PORT_UNUSED"' found while evaluating expression at /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:162 ... 
verilog2vhdl: Warning: 52213: Parameter does not exists 'port_extclk3' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Warning: 52213: Parameter does not exists 'width_clock' as referred at : /scratch/edautilsonine/runarea/verilog2vhdl/andrewashrafattia15/spi_pll_2021-02-22-1613986994/input/spi_pll.v:106
verilog2vhdl: Note: 51931: Memory usage after printing ...
verilog2vhdl:              Total Memory Acuired: 80.5 MB
verilog2vhdl:                              Used: 17.65 MB
verilog2vhdl:                              Free: 62.84 MB
verilog2vhdl:                      Percent Used: 21.92 %
verilog2vhdl:                      Percent Free: 78.07 %
verilog2vhdl: Note: 51921: Found 0 error(s) and 108 warning(s) ...
verilog2vhdl: Note: 51922: Thank you for using this utility
verilog2vhdl: Note: 51923: Send your suggestion/feedback to help@edautils.com
verilog2vhdl: Note: 51924: Exiting ...

