(assume nst99.0 (not (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) true) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0))))))))
(assume t87 (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) true) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))))))
(assume t98 (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0))))) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0)))))))
(step st99 (cl (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) true) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0))))))) :rule trans :premises (t87 t98))
(step t.end (cl) :rule resolution :premises (nst99.0 st99))
