{"Source Block": ["hdl/library/common/up_dac_common.v@166:238@HdlStmProcess", "\n  // processor write interface\n\n  assign up_wack = up_wack_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_core_preset <= 1'd1;\n      up_mmcm_preset <= 1'd1;\n      up_wack_int <= 'd0;\n      up_scratch <= 'd0;\n      up_dac_clk_enb_int <= 'd1;\n      up_dac_clk_enb <= 'd0;\n      up_mmcm_resetn <= 'd0;\n      up_resetn <= 'd0;\n      up_dac_sync <= 'd0;\n      up_dac_par_type <= 'd0;\n      up_dac_par_enb <= 'd0;\n      up_dac_r1_mode <= 'd0;\n      up_dac_datafmt <= 'd0;\n      up_dac_datarate <= 'd0;\n      up_dac_frame <= 'd0;\n      up_dac_clksel <= 'd0;\n      up_pps_irq_mask <= 1'b1;\n    end else begin\n      up_dac_clk_enb_int <= ~up_dac_clk_enb;\n      up_core_preset <= ~up_resetn;\n      up_mmcm_preset <= ~up_mmcm_resetn;\n      up_wack_int <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h04)) begin\n        up_pps_irq_mask <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_dac_clk_enb <= up_wdata[2];\n        up_mmcm_resetn <= up_wdata[1];\n        up_resetn <= up_wdata[0];\n      end\n      if (up_dac_sync == 1'b1) begin\n        if (up_xfer_done_s == 1'b1) begin\n          up_dac_sync <= 1'b0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_dac_sync <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin\n        up_dac_par_type <= up_wdata[7];\n        up_dac_par_enb <= up_wdata[6];\n        up_dac_r1_mode <= up_wdata[5];\n        up_dac_datafmt <= up_wdata[4];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin\n        up_dac_datarate <= up_wdata[15:0];\n      end\n      if (up_dac_frame == 1'b1) begin\n        if (up_xfer_done_s == 1'b1) begin\n          up_dac_frame <= 1'b0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n        up_dac_frame <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h18)) begin\n        up_dac_clksel <= up_wdata[0];\n      end\n    end\n  end\n\n  assign up_drp_sel = up_drp_sel_int;\n  assign up_drp_wr = up_drp_wr_int;\n  assign up_drp_addr = up_drp_addr_int;\n  assign up_drp_wdata = up_drp_wdata_int;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[188, "      up_dac_clksel <= 'd0;\n"]], "Add": [[188, "      up_dac_clksel <= CLK_EDGE_SEL;\n"]]}}