<profile>

<section name = "Vivado HLS Report for 'lenet'" level="0">
<item name = "Date">Sat Aug  1 10:34:28 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">lenet_op.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.623, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="SMM_1u_500u_50u_U0">SMM_1u_500u_50u_s, ?, ?, ?, ?, none</column>
<column name="FC_1u_800u_500u_U0">FC_1u_800u_500u_s, ?, ?, ?, ?, none</column>
<column name="SCIG_U0">SCIG, ?, ?, ?, ?, none</column>
<column name="FC_1u_500u_10u_U0">FC_1u_500u_10u_s, ?, ?, ?, ?, none</column>
<column name="pool_2u_20u_24u_U0">pool_2u_20u_24u_s, ?, ?, ?, ?, none</column>
<column name="pool_2u_50u_8u_U0">pool_2u_50u_8u_s, ?, ?, ?, ?, none</column>
<column name="SMM_1u_25u_20u_U0">SMM_1u_25u_20u_s, ?, ?, ?, ?, none</column>
<column name="SCIG_1_U0">SCIG_1, ?, ?, ?, ?, none</column>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, ?, ?, ?, ?, none</column>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">14, -, 374, 445</column>
<column name="Instance">226, 206, 15280, 26546</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">85, 93, 14, 50</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, 0, 18, 584, 657</column>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, 0, 18, 508, 485</column>
<column name="FC_1u_500u_10u_U0">FC_1u_500u_10u_s, 10, 29, 2159, 2732</column>
<column name="FC_1u_800u_500u_U0">FC_1u_800u_500u_s, 200, 34, 2223, 3671</column>
<column name="SCIG_U0">SCIG, 8, 11, 1063, 3739</column>
<column name="SCIG_1_U0">SCIG_1, 8, 11, 800, 1330</column>
<column name="SMM_1u_25u_20u_U0">SMM_1u_25u_20u_s, 0, 19, 1866, 2600</column>
<column name="SMM_1u_500u_50u_U0">SMM_1u_500u_50u_s, 0, 36, 3125, 7132</column>
<column name="pool_2u_20u_24u_U0">pool_2u_20u_24u_s, 0, 15, 1468, 2094</column>
<column name="pool_2u_50u_8u_U0">pool_2u_50u_8u_s, 0, 15, 1484, 2106</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="connect_0_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_1_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_2_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="connect_3_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_4_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_5_V_V_U">0, 5, 44, 2, 32, 64</column>
<column name="connect_6_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_7_V_V_U">2, 52, 51, 50, 32, 1600</column>
<column name="connect_8_V_V_U">2, 52, 51, 50, 32, 1600</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_last, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_last, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_last, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, lenet, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, lenet, return value</column>
</table>
</item>
</section>
</profile>
