initSidebarItems({"struct":[["Sspcpsr","Clock prescale register, SSPCPSR on page 3-8"],["Sspcr0","Control register 0, SSPCR0 on page 3-4"],["Sspcr1","Control register 1, SSPCR1 on page 3-5"],["Sspdmacr","DMA control register, SSPDMACR on page 3-12"],["Sspdr","Data register, SSPDR on page 3-6"],["Sspicr","Interrupt clear register, SSPICR on page 3-11"],["Sspimsc","Interrupt mask set or clear register, SSPIMSC on page 3-9"],["Sspmis","Masked interrupt status register, SSPMIS on page 3-11"],["Ssppcellid0","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["Ssppcellid1","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["Ssppcellid2","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["Ssppcellid3","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["Sspperiphid0","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["Sspperiphid1","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["Sspperiphid2","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["Sspperiphid3","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["Sspris","Raw interrupt status register, SSPRIS on page 3-10"],["Sspsr","Status register, SSPSR on page 3-7"]]});