[2025-09-18 04:16:40] START suite=qualcomm_srv trace=srv773_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv773_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2785156 heartbeat IPC: 3.59 cumulative IPC: 3.59 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5348078 heartbeat IPC: 3.902 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5348078 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5348078 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14826709 heartbeat IPC: 1.055 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24201805 heartbeat IPC: 1.067 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33571715 heartbeat IPC: 1.067 cumulative IPC: 1.063 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 43036026 heartbeat IPC: 1.057 cumulative IPC: 1.061 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 52336239 heartbeat IPC: 1.075 cumulative IPC: 1.064 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 61695770 heartbeat IPC: 1.068 cumulative IPC: 1.065 (Simulation time: 00 hr 08 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv773_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 71158007 heartbeat IPC: 1.057 cumulative IPC: 1.064 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 80362766 heartbeat IPC: 1.086 cumulative IPC: 1.066 (Simulation time: 00 hr 11 min 12 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 89603589 heartbeat IPC: 1.082 cumulative IPC: 1.068 (Simulation time: 00 hr 12 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93473420 cumulative IPC: 1.07 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93473420 cumulative IPC: 1.07 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv773_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07 instructions: 100000000 cycles: 93473420
CPU 0 Branch Prediction Accuracy: 92.33% MPKI: 13.76 Average ROB Occupancy at Mispredict: 30.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06736
BRANCH_INDIRECT: 0.3358
BRANCH_CONDITIONAL: 12.09
BRANCH_DIRECT_CALL: 0.4005
BRANCH_INDIRECT_CALL: 0.4828
BRANCH_RETURN: 0.3806


====Backend Stall Breakdown====
ROB_STALL: 219346
LQ_STALL: 0
SQ_STALL: 950592


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 173.8454
REPLAY_LOAD: 75.533134
NON_REPLAY_LOAD: 17.16054

== Total ==
ADDR_TRANS: 52849
REPLAY_LOAD: 25077
NON_REPLAY_LOAD: 141420

== Counts ==
ADDR_TRANS: 304
REPLAY_LOAD: 332
NON_REPLAY_LOAD: 8241

cpu0->cpu0_STLB TOTAL        ACCESS:    2112663 HIT:    2086926 MISS:      25737 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2112663 HIT:    2086926 MISS:      25737 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9736307 HIT:    8611175 MISS:    1125132 MSHR_MERGE:      57776
cpu0->cpu0_L2C LOAD         ACCESS:    7573852 HIT:    6681063 MISS:     892789 MSHR_MERGE:       4507
cpu0->cpu0_L2C RFO          ACCESS:     591151 HIT:     506054 MISS:      85097 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     378104 HIT:     286049 MISS:      92055 MSHR_MERGE:      53269
cpu0->cpu0_L2C WRITE        ACCESS:    1133913 HIT:    1125874 MISS:       8039 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59287 HIT:      12135 MISS:      47152 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     424833 ISSUED:     226840 USEFUL:       5118 USELESS:       9366
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15230639 HIT:    7649985 MISS:    7580654 MSHR_MERGE:    1864438
cpu0->cpu0_L1I LOAD         ACCESS:   15230639 HIT:    7649985 MISS:    7580654 MSHR_MERGE:    1864438
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30506288 HIT:   25972669 MISS:    4533619 MSHR_MERGE:    1837242
cpu0->cpu0_L1D LOAD         ACCESS:   16570839 HIT:   14159368 MISS:    2411471 MSHR_MERGE:     553831
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     536873 HIT:     243007 MISS:     293866 MSHR_MERGE:     105568
cpu0->cpu0_L1D WRITE        ACCESS:   13334851 HIT:   11565975 MISS:    1768876 MSHR_MERGE:    1177724
cpu0->cpu0_L1D TRANSLATION  ACCESS:      63725 HIT:       4319 MISS:      59406 MSHR_MERGE:        119
cpu0->cpu0_L1D PREFETCH REQUESTED:     766614 ISSUED:     536873 USEFUL:      51660 USELESS:      53843
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12525763 HIT:   10424354 MISS:    2101409 MSHR_MERGE:    1051709
cpu0->cpu0_ITLB LOAD         ACCESS:   12525763 HIT:   10424354 MISS:    2101409 MSHR_MERGE:    1051709
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.343 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28464891 HIT:   27021405 MISS:    1443486 MSHR_MERGE:     380523
cpu0->cpu0_DTLB LOAD         ACCESS:   28464891 HIT:   27021405 MISS:    1443486 MSHR_MERGE:     380523
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.476 cycles
cpu0->LLC TOTAL        ACCESS:    1207061 HIT:    1103061 MISS:     104000 MSHR_MERGE:       4335
cpu0->LLC LOAD         ACCESS:     888282 HIT:     830255 MISS:      58027 MSHR_MERGE:        166
cpu0->LLC RFO          ACCESS:      85097 HIT:      77135 MISS:       7962 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38786 HIT:      19523 MISS:      19263 MSHR_MERGE:       4169
cpu0->LLC WRITE        ACCESS:     147744 HIT:     147007 MISS:        737 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47152 HIT:      29141 MISS:      18011 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2005
  ROW_BUFFER_MISS:      96923
  AVG DBUS CONGESTED CYCLE: 4.105
Channel 0 WQ ROW_BUFFER_HIT:        979
  ROW_BUFFER_MISS:       7469
  FULL:          0
Channel 0 REFRESHES ISSUED:       7790

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531073       543005        99467         9318
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1163         3434         1825
  STLB miss resolved @ L2C                0          480         3024         5943         4569
  STLB miss resolved @ LLC                0           79         5029        14895        11233
  STLB miss resolved @ MEM                0            1         2329         9225        14045

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192498        47795      1393427       149682          663
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8          631          575           86
  STLB miss resolved @ L2C                0          177         1776          957           41
  STLB miss resolved @ LLC                0           45         1876         2625          121
  STLB miss resolved @ MEM                0            0          553          766          283
[2025-09-18 04:30:13] END   suite=qualcomm_srv trace=srv773_ap (rc=0)
