Keyword: voltage reference
Occurrences: 45
================================================================================

Page   23: 24.3.35 Monitoring the internal voltage reference . . . . . . . . . . . . . . . . . . . . . . 974
Page   26: 26         Voltage reference buffer (VREFBUF) . . . . . . . . . . . . . . . . . . . . . . . . . 1058
Page  243: voltage reference buffers
Page  243: –    When the voltage reference buffer is enabled, VREF+ and VREF- are delivered by
Page  243: the internal voltage reference buffer.
Page  243: –    When the voltage reference buffer is disabled, VREF+ is delivered by an
Page  251: voltage reference (VREF-) being connected to VSSA.
Page  252: Voltage reference buffer (VREFBUF)), VREF+ is provided from the internal voltage reference
Page  252: buffer. The internal voltage reference buffer can also deliver a reference voltage to external
Page  252: When the internal voltage reference buffer is disabled by ENVR, VREF+ s delivered by an
Page  974: 24.3.35    Monitoring the internal voltage reference
Page  974: The internal voltage reference can be monitored to have a reference point for evaluating the
Page  974: The internal voltage reference is internally connected to the input channel ADC3 VINP[19].
Page 1020: Refer to voltage reference buffer (VREFBUF) section.
Page 1020: •   Input voltage reference from VREF+ pin or internal VREFBUF reference
Page 1058: Voltage reference buffer (VREFBUF)                                                                           RM0433
Page 1058: 26          Voltage reference buffer (VREFBUF)
Page 1058: The STM32H743/753 and STM32H750 devices embed a voltage reference buffer which
Page 1058: can be used as voltage reference for ADCs, DACs and also as voltage reference for
Page 1058: The internal voltage reference buffer supports four voltages(a), which are configured with
Page 1058: The internal voltage reference can be configured in four different modes depending on
Page 1058: External voltage reference mode (default value):
Page 1058: Internal voltage reference mode:
Page 1058: the user must wait until VRR bit is set, meaning that the voltage reference output has reached its
Page 1059: RM0433                                                                        Voltage reference buffer (VREFBUF)
Page 1059: Bits 6:4 VRS[2:0]: Voltage reference scale
Page 1059: These bits select the value generated by the voltage reference buffer.
Page 1059: 000: Voltage reference set to 2.5 V
Page 1059: 001: Voltage reference set to 2.048 V
Page 1059: 010: Voltage reference set to 1.8 V
Page 1059: 011: Voltage reference set to 1.5 V
Page 1059: Bit 3 VRR: Voltage reference buffer ready
Page 1059: 0: the voltage reference buffer output is not ready.
Page 1059: 1: the voltage reference buffer output reached the requested level.
Page 1059: 0: VREF+ pin is internally connected to the voltage reference buffer output.
Page 1059: Bit 0 ENVR: Voltage reference buffer mode enable
Page 1059: This bit is used to enable the voltage reference buffer mode.
Page 1059: 0: Internal voltage reference mode disable (external voltage reference mode).
Page 1059: 1: Internal voltage reference mode (reference buffer enable or hold mode) enable.
Page 1060: Voltage reference buffer (VREFBUF)                                                                                                                                                                                                      RM0433
Page 1069: The scaler block is available to provide the different voltage reference levels to the
Page 1069: connected to the internal voltage reference.
Page 1086: voltage reference used).
Page 1086: voltage reference used).
Page 3219: Monitoring the internal voltage reference.
