2019.07.15.12:22:26 Info: Doing: <b>qsys-script --script=system_qsys_script.tcl</b>
2019.07.15.12:22:36 Info: set_module_property NAME system_bd
2019.07.15.12:22:36 Info: set_project_property DEVICE_FAMILY Arria 10
2019.07.15.12:22:36 Info: Info: The device and speed grade changed to the defaults of the device_family Arria 10.
2019.07.15.12:22:36 Info: set_project_property DEVICE 10AX115S2F45I1SG
2019.07.15.12:22:36 Info: add_instance sys_clk clock_source 
2019.07.15.12:22:36 Info: add_interface sys_clk clock sink
2019.07.15.12:22:36 Info: add_interface sys_rst reset sink
2019.07.15.12:22:36 Info: set_interface_property sys_clk EXPORT_OF sys_clk.clk_in
2019.07.15.12:22:36 Info: set_interface_property sys_rst EXPORT_OF sys_clk.clk_in_reset
2019.07.15.12:22:36 Info: set_instance_parameter_value sys_clk clockFrequency 100000000.0
2019.07.15.12:22:36 Info: set_instance_parameter_value sys_clk clockFrequencyKnown 1
2019.07.15.12:22:36 Info: set_instance_parameter_value sys_clk resetSynchronousEdges DEASSERT
2019.07.15.12:22:36 Info: add_instance sys_int_mem altera_avalon_onchip_memory2 
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_int_mem dataWidth 32
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_int_mem dualPort 0
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_int_mem initMemContent 0
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_int_mem memorySize 163840.0
2019.07.15.12:22:37 Info: add_connection sys_clk.clk sys_int_mem.clk1
2019.07.15.12:22:37 Info: add_connection sys_clk.clk_reset sys_int_mem.reset1
2019.07.15.12:22:37 Info: add_instance sys_tlb_mem altera_avalon_onchip_memory2 
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_tlb_mem dataWidth 32
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_tlb_mem dualPort 1
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_tlb_mem initMemContent 1
2019.07.15.12:22:37 Info: set_instance_parameter_value sys_tlb_mem memorySize 163840.0
2019.07.15.12:22:37 Info: add_connection sys_clk.clk sys_tlb_mem.clk1
2019.07.15.12:22:37 Info: add_connection sys_clk.clk_reset sys_tlb_mem.reset1
2019.07.15.12:22:37 Info: add_connection sys_clk.clk sys_tlb_mem.clk2
2019.07.15.12:22:37 Info: add_connection sys_clk.clk_reset sys_tlb_mem.reset2
2019.07.15.12:22:37 Info: add_instance sys_ddr3_cntrl altera_emif 
2019.07.15.12:22:45 Info: set_instance_parameter_value sys_ddr3_cntrl PROTOCOL_ENUM PROTOCOL_DDR3
2019.07.15.12:22:45 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL
2019.07.15.12:22:45 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667
2019.07.15.12:22:45 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_DEFAULT_REF_CLK_FREQ 0
2019.07.15.12:22:45 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_REF_CLK_FREQ_MHZ 133.333
2019.07.15.12:22:47 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_DEFAULT_IO 0
2019.07.15.12:22:48 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_AC_IO_STD_ENUM IO_STD_SSTL_15_C1
2019.07.15.12:22:49 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_AC_MODE_ENUM CURRENT_ST_12
2019.07.15.12:22:50 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_CK_IO_STD_ENUM IO_STD_SSTL_15_C1
2019.07.15.12:22:50 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_CK_MODE_ENUM CURRENT_ST_12
2019.07.15.12:22:51 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_IO_STD_ENUM IO_STD_SSTL_15
2019.07.15.12:22:52 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_OUT_MODE_ENUM OUT_OCT_34_CAL
2019.07.15.12:22:52 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_RZQ_IO_STD_ENUM IO_STD_CMOS_15
2019.07.15.12:22:53 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_IN_MODE_ENUM IN_OCT_120_CAL
2019.07.15.12:22:54 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS
2019.07.15.12:22:54 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM
2019.07.15.12:22:54 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_DQ_WIDTH 64
2019.07.15.12:22:56 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_ROW_ADDR_WIDTH 12
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_COL_ADDR_WIDTH 10
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_BANK_ADDR_WIDTH 3
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_DM_EN 1
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TCL 14
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_WTCL 10
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRCD_NS 13.09
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRP_NS 13.09
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0
2019.07.15.12:22:57 Info: set_instance_parameter_value sys_ddr3_cntrl SHORT_QSYS_INTERFACE_NAMES 1
2019.07.15.12:22:58 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_RZQ_2
2019.07.15.12:22:59 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_ODT_DISABLED
2019.07.15.12:23:01 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRRD_CYC 7
2019.07.15.12:23:01 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TFAW_NS 35.0
2019.07.15.12:23:03 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRFC_NS 260.0
2019.07.15.12:23:04 Info: add_connection sys_clk.clk_reset sys_ddr3_cntrl.global_reset_n
2019.07.15.12:23:04 Info: add_interface sys_ddr3_cntrl_mem conduit end
2019.07.15.12:23:04 Info: add_interface sys_ddr3_cntrl_oct conduit end
2019.07.15.12:23:04 Info: add_interface sys_ddr3_cntrl_pll_ref_clk clock sink
2019.07.15.12:23:04 Info: set_interface_property sys_ddr3_cntrl_mem EXPORT_OF sys_ddr3_cntrl.mem
2019.07.15.12:23:04 Info: set_interface_property sys_ddr3_cntrl_oct EXPORT_OF sys_ddr3_cntrl.oct
2019.07.15.12:23:04 Info: set_interface_property sys_ddr3_cntrl_pll_ref_clk EXPORT_OF sys_ddr3_cntrl.pll_ref_clk
2019.07.15.12:23:04 Info: add_instance sys_flash_bridge altera_tristate_conduit_bridge 
2019.07.15.12:23:04 Info: add_connection sys_clk.clk sys_flash_bridge.clk
2019.07.15.12:23:04 Info: add_connection sys_clk.clk_reset sys_flash_bridge.reset
2019.07.15.12:23:04 Info: add_instance sys_flash altera_generic_tristate_controller 
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_ADDRESS_W 24
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_DATA_W 32
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_BYTEENABLE_W 4
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_READ_WAIT 144
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_WRITE_WAIT 144
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_SETUP_WAIT 33
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_DATA_HOLD 33
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_MAX_PENDING_READ_TRANSACTIONS 3
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_TURNAROUND_TIME 2
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_TIMING_UNITS 0
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_READLATENCY 2
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash TCM_SYMBOLS_PER_WORD 4
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_READDATA 1
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_WRITEDATA 1
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_READ 1
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_WRITE 1
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_BEGINTRANSFER 0
2019.07.15.12:23:05 Info: set_instance_parameter_value sys_flash USE_BYTEENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_CHIPSELECT 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_LOCK 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_ADDRESS 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_WAITREQUEST 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_WRITEBYTEENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_OUTPUTENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_RESETREQUEST 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_IRQ 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash USE_RESET_OUTPUT 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_READ 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_LOCK 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WRITE 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_CHIPSELECT 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_BYTEENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_OUTPUTENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WRITEBYTEENABLE 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WAITREQUEST 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_BEGINTRANSFER 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_RESETREQUEST 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_IRQ 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_RESET_OUTPUT 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash CHIPSELECT_THROUGH_READLATENCY 0
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash IS_MEMORY_DEVICE 1
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash MODULE_ASSIGNMENT_KEYS embeddedsw.configuration.hwClassnameDriverSupportList  embeddedsw.configuration.hwClassnameDriverSupportDefault  embeddedsw.CMacro.SETUP_VALUE  embeddedsw.CMacro.WAIT_VALUE  embeddedsw.CMacro.HOLD_VALUE  embeddedsw.CMacro.TIMING_UNITS  embeddedsw.CMacro.SIZE  embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH  embeddedsw.memoryInfo.HAS_BYTE_LANE  embeddedsw.memoryInfo.IS_FLASH  embeddedsw.memoryInfo.GENERATE_DAT_SYM  embeddedsw.memoryInfo.GENERATE_FLASH  embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR  embeddedsw.memoryInfo.FLASH_INSTALL_DIR
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash MODULE_ASSIGNMENT_VALUES altera_avalon_lan91c111:altera_avalon_cfi_flash1616  altera_avalon_cfi_flash1616  33  144  33  ns  134217728u  32  1  1  1  1  SIM_DIR  APP_DIR
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash INTERFACE_ASSIGNMENT_KEYS embeddedsw.configuration.isFlash  embeddedsw.configuration.isMemoryDevice  embeddedsw.configuration.isNonVolatileStorage
2019.07.15.12:23:06 Info: set_instance_parameter_value sys_flash INTERFACE_ASSIGNMENT_VALUES 1  1  1
2019.07.15.12:23:06 Info: add_connection sys_flash.tcm sys_flash_bridge.tcs
2019.07.15.12:23:06 Info: add_connection sys_clk.clk sys_flash.clk
2019.07.15.12:23:06 Info: add_connection sys_clk.clk_reset sys_flash.reset
2019.07.15.12:23:06 Info: add_instance sys_cpu altera_nios2_gen2 
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu setting_support31bitdcachebypass 0
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu setting_activateTrace 1
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu mmu_autoAssignTlbPtrSz 0
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu mmu_TLBMissExcOffset 4096
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu resetSlave sys_flash.uas
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu mmu_TLBMissExcSlave sys_tlb_mem.s2
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu exceptionSlave sys_ddr3_cntrl_arch.ctrl_amm_0
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu breakSlave sys_cpu.jtag_debug_module
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu mul_32_impl 3
2019.07.15.12:23:07 Info: set_instance_parameter_value sys_cpu shift_rot_impl 0
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu icache_size 32768
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu icache_numTCIM 1
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu dcache_size 32768
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu dcache_numTCDM 1
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu setting_dc_ecc_present 0
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu setting_itcm_ecc_present 0
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu setting_dtcm_ecc_present 0
2019.07.15.12:23:08 Info: set_instance_parameter_value sys_cpu mmu_enabled 1
2019.07.15.12:23:08 Info: add_connection sys_clk.clk sys_cpu.clk
2019.07.15.12:23:08 Info: add_connection sys_clk.clk_reset sys_cpu.reset
2019.07.15.12:23:08 Info: add_connection sys_cpu.debug_reset_request sys_cpu.reset
2019.07.15.12:23:08 Info: add_connection sys_cpu.instruction_master sys_cpu.debug_mem_slave
2019.07.15.12:23:08 Info: add_connection sys_cpu.instruction_master sys_int_mem.s1
2019.07.15.12:23:08 Info: add_connection sys_cpu.tightly_coupled_instruction_master_0 sys_tlb_mem.s2
2019.07.15.12:23:09 Info: add_connection sys_cpu.tightly_coupled_data_master_0 sys_tlb_mem.s1
2019.07.15.12:23:09 Info: add_connection sys_cpu.instruction_master sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:23:09 Info: add_connection sys_cpu.data_master sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.data_master/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_cpu.debug_mem_slave baseAddress 0x10180800
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_int_mem.s1 baseAddress 0x10140000
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.tightly_coupled_instruction_master_0/sys_tlb_mem.s2 baseAddress 0x10200000
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.tightly_coupled_data_master_0/sys_tlb_mem.s1 baseAddress 0x10200000
2019.07.15.12:23:09 Info: add_connection sys_cpu.data_master sys_flash.uas
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas arbitrationPriority 1
2019.07.15.12:23:09 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas baseAddress 0x11000000
2019.07.15.12:23:10 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas defaultConnection 0
2019.07.15.12:23:10 Info: add_connection sys_cpu.instruction_master sys_flash.uas
2019.07.15.12:23:10 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas arbitrationPriority 1
2019.07.15.12:23:10 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas baseAddress 0x11000000
2019.07.15.12:23:10 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas defaultConnection 0
2019.07.15.12:23:10 Info: add_instance sys_dma_clk clock_source 
2019.07.15.12:23:10 Info: add_connection sys_ddr3_cntrl.emif_usr_clk sys_dma_clk.clk_in
2019.07.15.12:23:10 Info: add_connection sys_ddr3_cntrl.emif_usr_reset_n sys_dma_clk.clk_in_reset
2019.07.15.12:23:10 Info: add_instance sys_ethernet altera_eth_tse 
2019.07.15.12:23:10 Info: set_instance_parameter_value sys_ethernet core_variation MAC_PCS
2019.07.15.12:23:10 Info: set_instance_parameter_value sys_ethernet ifGMII MII_GMII
2019.07.15.12:23:10 Info: set_instance_parameter_value sys_ethernet transceiver_type LVDS_IO
2019.07.15.12:23:12 Info: set_instance_parameter_value sys_ethernet enable_hd_logic 0
2019.07.15.12:23:13 Info: set_instance_parameter_value sys_ethernet useMDIO 1
2019.07.15.12:23:14 Info: set_instance_parameter_value sys_ethernet eg_addr 12
2019.07.15.12:23:15 Info: set_instance_parameter_value sys_ethernet ing_addr 12
2019.07.15.12:23:16 Info: set_instance_parameter_value sys_ethernet enable_sgmii 1
2019.07.15.12:23:17 Info: add_instance sys_ethernet_dma_rx altera_msgdma 
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx MODE 2
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx DATA_WIDTH 64
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx DATA_FIFO_DEPTH 256
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx DESCRIPTOR_FIFO_DEPTH 512
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx RESPONSE_PORT 0
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx MAX_BYTE 2048
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx TRANSFER_TYPE Unaligned Accesses
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx BURST_ENABLE 1
2019.07.15.12:23:17 Info: set_instance_parameter_value sys_ethernet_dma_rx MAX_BURST_COUNT 64
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_rx ENHANCED_FEATURES 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_rx PACKET_ENABLE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_rx ERROR_ENABLE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_rx ERROR_WIDTH 6
2019.07.15.12:23:18 Info: add_instance sys_ethernet_dma_tx altera_msgdma 
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx MODE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx DATA_WIDTH 64
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx DATA_FIFO_DEPTH 256
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx DESCRIPTOR_FIFO_DEPTH 512
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx MAX_BYTE 2048
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx TRANSFER_TYPE Unaligned Accesses
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx BURST_ENABLE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx MAX_BURST_COUNT 64
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx ENHANCED_FEATURES 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx PACKET_ENABLE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx ERROR_ENABLE 1
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_dma_tx ERROR_WIDTH 1
2019.07.15.12:23:18 Info: add_instance sys_ethernet_reset altera_reset_bridge 
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_reset ACTIVE_LOW_RESET 0
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_ethernet_reset NUM_RESET_OUTPUTS 1
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_ethernet.reset_connection
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_ethernet_dma_rx.reset_n
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_ethernet_dma_tx.reset_n
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_ethernet_reset.in_reset
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet.control_port_clock_connection
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet.receive_clock_connection
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet.transmit_clock_connection
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet_dma_rx.clock
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet_dma_tx.clock
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_ethernet_reset.clk
2019.07.15.12:23:18 Info: add_connection sys_ethernet.receive sys_ethernet_dma_rx.st_sink
2019.07.15.12:23:18 Info: add_connection sys_ethernet_dma_tx.st_source sys_ethernet.transmit
2019.07.15.12:23:18 Info: add_interface sys_ethernet_reset reset source
2019.07.15.12:23:18 Info: add_interface sys_ethernet_ref_clk clock sink
2019.07.15.12:23:18 Info: add_interface sys_ethernet_mdio conduit end
2019.07.15.12:23:18 Info: add_interface sys_ethernet_sgmii conduit end
2019.07.15.12:23:18 Info: set_interface_property sys_ethernet_mdio EXPORT_OF sys_ethernet.mac_mdio_connection
2019.07.15.12:23:18 Info: set_interface_property sys_ethernet_ref_clk EXPORT_OF sys_ethernet.pcs_ref_clk_clock_connection
2019.07.15.12:23:18 Info: set_interface_property sys_ethernet_reset EXPORT_OF sys_ethernet_reset.out_reset
2019.07.15.12:23:18 Info: set_interface_property sys_ethernet_sgmii EXPORT_OF sys_ethernet.serial_connection
2019.07.15.12:23:18 Info: add_instance sys_id altera_avalon_sysid_qsys 
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_id id 182193580
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_id.reset
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_id.clk
2019.07.15.12:23:18 Info: add_instance sys_timer_1 altera_avalon_timer 
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_timer_1 counterSize 32
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_timer_1.reset
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_timer_1.clk
2019.07.15.12:23:18 Info: add_instance sys_timer_2 altera_avalon_timer 
2019.07.15.12:23:18 Info: set_instance_parameter_value sys_timer_2 counterSize 32
2019.07.15.12:23:18 Info: add_connection sys_clk.clk_reset sys_timer_2.reset
2019.07.15.12:23:18 Info: add_connection sys_clk.clk sys_timer_2.clk
2019.07.15.12:23:18 Info: add_instance sys_uart altera_avalon_jtag_uart 
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_uart allowMultipleConnections 0
2019.07.15.12:23:19 Info: add_connection sys_clk.clk_reset sys_uart.reset
2019.07.15.12:23:19 Info: add_connection sys_clk.clk sys_uart.clk
2019.07.15.12:23:19 Info: add_instance sys_gpio_bd altera_avalon_pio 
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_bd direction InOut
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_bd generateIRQ 1
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_bd width 32
2019.07.15.12:23:19 Info: add_connection sys_clk.clk_reset sys_gpio_bd.reset
2019.07.15.12:23:19 Info: add_connection sys_clk.clk sys_gpio_bd.clk
2019.07.15.12:23:19 Info: add_interface sys_gpio_bd conduit end
2019.07.15.12:23:19 Info: set_interface_property sys_gpio_bd EXPORT_OF sys_gpio_bd.external_connection
2019.07.15.12:23:19 Info: add_instance sys_gpio_in altera_avalon_pio 
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_in direction Input
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_in generateIRQ 1
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_in width 32
2019.07.15.12:23:19 Info: add_connection sys_clk.clk_reset sys_gpio_in.reset
2019.07.15.12:23:19 Info: add_connection sys_clk.clk sys_gpio_in.clk
2019.07.15.12:23:19 Info: add_interface sys_gpio_in conduit end
2019.07.15.12:23:19 Info: set_interface_property sys_gpio_in EXPORT_OF sys_gpio_in.external_connection
2019.07.15.12:23:19 Info: add_instance sys_gpio_out altera_avalon_pio 
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_out direction Output
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_out generateIRQ 0
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_gpio_out width 32
2019.07.15.12:23:19 Info: add_connection sys_clk.clk_reset sys_gpio_out.reset
2019.07.15.12:23:19 Info: add_connection sys_clk.clk sys_gpio_out.clk
2019.07.15.12:23:19 Info: add_interface sys_gpio_out conduit end
2019.07.15.12:23:19 Info: set_interface_property sys_gpio_out EXPORT_OF sys_gpio_out.external_connection
2019.07.15.12:23:19 Info: add_instance sys_spi altera_avalon_spi 
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi clockPhase 0
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi clockPolarity 0
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi dataWidth 8
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi masterSPI 1
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi numberOfSlaves 8
2019.07.15.12:23:19 Info: set_instance_parameter_value sys_spi targetClockRate 10000000.0
2019.07.15.12:23:19 Info: add_connection sys_clk.clk_reset sys_spi.reset
2019.07.15.12:23:19 Info: add_connection sys_clk.clk sys_spi.clk
2019.07.15.12:23:19 Info: add_interface sys_spi conduit end
2019.07.15.12:23:19 Info: set_interface_property sys_spi EXPORT_OF sys_spi.external
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_cpu.debug_mem_slave
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_cpu.debug_mem_slave baseAddress 270010368
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_int_mem.s1
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_int_mem.s1 baseAddress 269746176
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_ethernet.control_port
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet.control_port baseAddress 270012416
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.csr
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.csr baseAddress 270013600
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.response
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.response baseAddress 270013664
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.descriptor_slave
2019.07.15.12:23:19 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.descriptor_slave baseAddress 270013504
2019.07.15.12:23:19 Info: add_connection sys_cpu.data_master sys_ethernet_dma_tx.csr
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_tx.csr baseAddress 270013568
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_ethernet_dma_tx.descriptor_slave
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_tx.descriptor_slave baseAddress 270013536
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_id.control_slave
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_id.control_slave baseAddress 270013672
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_timer_1.s1
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_timer_1.s1 baseAddress 270013472
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_timer_2.s1
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_timer_2.s1 baseAddress 270013728
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_uart.avalon_jtag_slave
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_uart.avalon_jtag_slave baseAddress 270013680
2019.07.15.12:23:20 Info: add_connection sys_cpu.data_master sys_gpio_bd.s1
2019.07.15.12:23:20 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_bd.s1 baseAddress 270013648
2019.07.15.12:23:21 Info: add_connection sys_cpu.data_master sys_gpio_in.s1
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_in.s1 baseAddress 270013632
2019.07.15.12:23:21 Info: add_connection sys_cpu.data_master sys_gpio_out.s1
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_out.s1 baseAddress 270013696
2019.07.15.12:23:21 Info: add_connection sys_cpu.data_master sys_spi.spi_control_port
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_cpu.data_master/sys_spi.spi_control_port baseAddress 270013440
2019.07.15.12:23:21 Info: add_connection sys_ethernet_dma_tx.mm_read sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_ethernet_dma_tx.mm_read/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:23:21 Info: add_connection sys_ethernet_dma_rx.mm_write sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_ethernet_dma_rx.mm_write/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:23:21 Info: add_connection sys_cpu.irq sys_ethernet_dma_rx.csr_irq
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_cpu.irq/sys_ethernet_dma_rx.csr_irq irqNumber 0
2019.07.15.12:23:21 Info: add_connection sys_cpu.irq sys_ethernet_dma_tx.csr_irq
2019.07.15.12:23:21 Info: set_connection_parameter_value sys_cpu.irq/sys_ethernet_dma_tx.csr_irq irqNumber 1
2019.07.15.12:23:21 Info: add_connection sys_cpu.irq sys_uart.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_uart.irq irqNumber 2
2019.07.15.12:23:22 Info: add_connection sys_cpu.irq sys_timer_2.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_timer_2.irq irqNumber 3
2019.07.15.12:23:22 Info: add_connection sys_cpu.irq sys_timer_1.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_timer_1.irq irqNumber 4
2019.07.15.12:23:22 Info: add_connection sys_cpu.irq sys_gpio_in.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_gpio_in.irq irqNumber 5
2019.07.15.12:23:22 Info: add_connection sys_cpu.irq sys_gpio_bd.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_gpio_bd.irq irqNumber 6
2019.07.15.12:23:22 Info: add_connection sys_cpu.irq sys_spi.irq
2019.07.15.12:23:22 Info: set_connection_parameter_value sys_cpu.irq/sys_spi.irq irqNumber 7
2019.07.15.12:23:22 Info: add_interface sys_flash conduit end
2019.07.15.12:23:22 Info: set_interface_property sys_flash EXPORT_OF sys_flash_bridge.out
2019.07.15.12:23:23 Info: add_instance avl_ad9144_fifo util_dacfifo 
2019.07.15.12:23:23 Info: set_instance_parameter_value avl_ad9144_fifo ADDRESS_WIDTH 10
2019.07.15.12:23:23 Info: set_instance_parameter_value avl_ad9144_fifo DATA_WIDTH 128
2019.07.15.12:23:23 Info: add_instance ad9144_jesd204 adi_jesd204 
2019.07.15.12:23:36 Info: set_instance_parameter_value ad9144_jesd204 ID 0
2019.07.15.12:23:37 Info: set_instance_parameter_value ad9144_jesd204 TX_OR_RX_N 1
2019.07.15.12:23:42 Info: set_instance_parameter_value ad9144_jesd204 LANE_RATE 10000
2019.07.15.12:23:43 Info: set_instance_parameter_value ad9144_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.12:23:48 Info: set_instance_parameter_value ad9144_jesd204 LANE_MAP 0 3 1 2
2019.07.15.12:23:54 Info: set_instance_parameter_value ad9144_jesd204 SOFT_PCS true
2019.07.15.12:23:54 Info: add_connection sys_clk.clk ad9144_jesd204.sys_clk
2019.07.15.12:23:54 Info: add_connection sys_clk.clk_reset ad9144_jesd204.sys_resetn
2019.07.15.12:23:54 Info: add_interface tx_ref_clk clock sink
2019.07.15.12:23:54 Info: set_interface_property tx_ref_clk EXPORT_OF ad9144_jesd204.ref_clk
2019.07.15.12:23:54 Info: add_interface tx_serial_data conduit end
2019.07.15.12:23:54 Info: set_interface_property tx_serial_data EXPORT_OF ad9144_jesd204.serial_data
2019.07.15.12:23:54 Info: add_interface tx_sysref conduit end
2019.07.15.12:23:54 Info: set_interface_property tx_sysref EXPORT_OF ad9144_jesd204.sysref
2019.07.15.12:23:54 Info: add_interface tx_sync conduit end
2019.07.15.12:23:54 Info: set_interface_property tx_sync EXPORT_OF ad9144_jesd204.sync
2019.07.15.12:23:54 Info: add_instance axi_ad9144_core axi_ad9144 
2019.07.15.12:23:54 Info: set_instance_parameter_value axi_ad9144_core QUAD_OR_DUAL_N 0
2019.07.15.12:23:54 Info: add_connection ad9144_jesd204.link_clk axi_ad9144_core.if_tx_clk
2019.07.15.12:23:55 Info: add_connection axi_ad9144_core.if_tx_data ad9144_jesd204.link_data
2019.07.15.12:23:55 Info: add_connection sys_clk.clk_reset axi_ad9144_core.s_axi_reset
2019.07.15.12:23:55 Info: add_connection sys_clk.clk axi_ad9144_core.s_axi_clock
2019.07.15.12:23:55 Info: add_instance util_ad9144_upack util_upack 
2019.07.15.12:23:55 Info: set_instance_parameter_value util_ad9144_upack CHANNEL_DATA_WIDTH 64
2019.07.15.12:23:55 Info: set_instance_parameter_value util_ad9144_upack NUM_OF_CHANNELS 2
2019.07.15.12:23:55 Info: add_connection ad9144_jesd204.link_clk util_ad9144_upack.if_dac_clk
2019.07.15.12:23:55 Info: add_connection axi_ad9144_core.dac_ch_0 util_ad9144_upack.dac_ch_0
2019.07.15.12:23:55 Info: add_connection axi_ad9144_core.dac_ch_1 util_ad9144_upack.dac_ch_1
2019.07.15.12:23:55 Info: add_interface tx_fifo_bypass conduit end
2019.07.15.12:23:55 Info: set_interface_property tx_fifo_bypass EXPORT_OF avl_ad9144_fifo.if_bypass
2019.07.15.12:23:55 Info: add_connection ad9144_jesd204.link_clk avl_ad9144_fifo.if_dac_clk
2019.07.15.12:23:55 Info: add_connection ad9144_jesd204.link_reset avl_ad9144_fifo.if_dac_rst
2019.07.15.12:23:56 Info: add_connection util_ad9144_upack.if_dac_valid avl_ad9144_fifo.if_dac_valid
2019.07.15.12:23:56 Info: add_connection avl_ad9144_fifo.if_dac_data util_ad9144_upack.if_dac_data
2019.07.15.12:23:56 Info: add_connection avl_ad9144_fifo.if_dac_dunf axi_ad9144_core.if_dac_dunf
2019.07.15.12:23:56 Info: add_instance axi_ad9144_dma axi_dmac 
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_2D_TRANSFER 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_LENGTH_WIDTH 24
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_DEST 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_SRC 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma SYNC_TRANSFER_START 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma CYCLIC 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_DEST 1
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_SRC 0
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma FIFO_SIZE 16
2019.07.15.12:23:56 Info: set_instance_parameter_value axi_ad9144_dma USE_TLAST_DEST 1
2019.07.15.12:23:56 Info: add_connection sys_dma_clk.clk avl_ad9144_fifo.if_dma_clk
2019.07.15.12:23:57 Info: add_connection sys_dma_clk.clk_reset avl_ad9144_fifo.if_dma_rst
2019.07.15.12:23:57 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.if_m_axis_aclk
2019.07.15.12:23:57 Info: add_connection axi_ad9144_dma.if_m_axis_valid avl_ad9144_fifo.if_dma_valid
2019.07.15.12:23:57 Info: add_connection axi_ad9144_dma.if_m_axis_data avl_ad9144_fifo.if_dma_data
2019.07.15.12:23:57 Info: add_connection axi_ad9144_dma.if_m_axis_last avl_ad9144_fifo.if_dma_xfer_last
2019.07.15.12:23:57 Info: add_connection axi_ad9144_dma.if_m_axis_xfer_req avl_ad9144_fifo.if_dma_xfer_req
2019.07.15.12:23:57 Info: add_connection avl_ad9144_fifo.if_dma_ready axi_ad9144_dma.if_m_axis_ready
2019.07.15.12:23:57 Info: add_connection sys_clk.clk_reset axi_ad9144_dma.s_axi_reset
2019.07.15.12:23:57 Info: add_connection sys_clk.clk axi_ad9144_dma.s_axi_clock
2019.07.15.12:23:57 Info: add_connection sys_dma_clk.clk_reset axi_ad9144_dma.m_src_axi_reset
2019.07.15.12:23:57 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.m_src_axi_clock
2019.07.15.12:23:57 Info: add_instance ad9680_jesd204 adi_jesd204 
2019.07.15.12:24:07 Info: set_instance_parameter_value ad9680_jesd204 ID 1
2019.07.15.12:24:12 Info: set_instance_parameter_value ad9680_jesd204 TX_OR_RX_N 0
2019.07.15.12:24:12 Info: set_instance_parameter_value ad9680_jesd204 LANE_RATE 10000.0
2019.07.15.12:24:12 Info: set_instance_parameter_value ad9680_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.12:24:17 Info: set_instance_parameter_value ad9680_jesd204 NUM_OF_LANES 4
2019.07.15.12:24:17 Info: set_instance_parameter_value ad9680_jesd204 SOFT_PCS true
2019.07.15.12:24:17 Info: add_connection sys_clk.clk ad9680_jesd204.sys_clk
2019.07.15.12:24:17 Info: add_connection sys_clk.clk_reset ad9680_jesd204.sys_resetn
2019.07.15.12:24:17 Info: add_interface rx_ref_clk clock sink
2019.07.15.12:24:17 Info: set_interface_property rx_ref_clk EXPORT_OF ad9680_jesd204.ref_clk
2019.07.15.12:24:17 Info: add_interface rx_serial_data conduit end
2019.07.15.12:24:17 Info: set_interface_property rx_serial_data EXPORT_OF ad9680_jesd204.serial_data
2019.07.15.12:24:17 Info: add_interface rx_sysref conduit end
2019.07.15.12:24:17 Info: set_interface_property rx_sysref EXPORT_OF ad9680_jesd204.sysref
2019.07.15.12:24:17 Info: add_interface rx_sync conduit end
2019.07.15.12:24:17 Info: set_interface_property rx_sync EXPORT_OF ad9680_jesd204.sync
2019.07.15.12:24:17 Info: add_instance axi_ad9680_core axi_ad9680 
2019.07.15.12:24:17 Info: add_connection ad9680_jesd204.link_clk axi_ad9680_core.if_rx_clk
2019.07.15.12:24:18 Info: add_connection ad9680_jesd204.link_sof axi_ad9680_core.if_rx_sof
2019.07.15.12:24:18 Info: add_connection ad9680_jesd204.link_data axi_ad9680_core.if_rx_data
2019.07.15.12:24:18 Info: add_connection sys_clk.clk_reset axi_ad9680_core.s_axi_reset
2019.07.15.12:24:18 Info: add_connection sys_clk.clk axi_ad9680_core.s_axi_clock
2019.07.15.12:24:18 Info: add_instance util_ad9680_cpack util_cpack 
2019.07.15.12:24:18 Info: set_instance_parameter_value util_ad9680_cpack CHANNEL_DATA_WIDTH 64
2019.07.15.12:24:18 Info: set_instance_parameter_value util_ad9680_cpack NUM_OF_CHANNELS 2
2019.07.15.12:24:18 Info: add_connection sys_clk.clk_reset util_ad9680_cpack.if_adc_rst
2019.07.15.12:24:18 Info: add_connection ad9680_jesd204.link_clk util_ad9680_cpack.if_adc_clk
2019.07.15.12:24:18 Info: add_connection axi_ad9680_core.adc_ch_0 util_ad9680_cpack.adc_ch_0
2019.07.15.12:24:18 Info: add_connection axi_ad9680_core.adc_ch_1 util_ad9680_cpack.adc_ch_1
2019.07.15.12:24:18 Info: add_instance ad9680_adcfifo util_adcfifo 
2019.07.15.12:24:18 Info: set_instance_parameter_value ad9680_adcfifo ADC_DATA_WIDTH 128
2019.07.15.12:24:18 Info: set_instance_parameter_value ad9680_adcfifo DMA_DATA_WIDTH 128
2019.07.15.12:24:18 Info: set_instance_parameter_value ad9680_adcfifo DMA_ADDRESS_WIDTH 16
2019.07.15.12:24:18 Info: add_connection sys_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.12:24:19 Info: add_connection ad9680_jesd204.link_clk ad9680_adcfifo.if_adc_clk
2019.07.15.12:24:19 Info: add_connection util_ad9680_cpack.if_adc_valid ad9680_adcfifo.if_adc_wr
2019.07.15.12:24:19 Info: add_connection util_ad9680_cpack.if_adc_data ad9680_adcfifo.if_adc_wdata
2019.07.15.12:24:19 Info: add_connection sys_dma_clk.clk ad9680_adcfifo.if_dma_clk
2019.07.15.12:24:19 Info: add_connection sys_dma_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.12:24:19 Info: add_instance axi_ad9680_dma axi_dmac 
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_LENGTH_WIDTH 24
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_2D_TRANSFER 0
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma SYNC_TRANSFER_START 0
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma CYCLIC 0
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_DEST 0
2019.07.15.12:24:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_SRC 1
2019.07.15.12:24:19 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.if_s_axis_aclk
2019.07.15.12:24:19 Info: add_connection ad9680_adcfifo.if_dma_wr axi_ad9680_dma.if_s_axis_valid
2019.07.15.12:24:19 Info: add_connection ad9680_adcfifo.if_dma_wdata axi_ad9680_dma.if_s_axis_data
2019.07.15.12:24:19 Info: add_connection ad9680_adcfifo.if_dma_wready axi_ad9680_dma.if_s_axis_ready
2019.07.15.12:24:19 Info: add_connection ad9680_adcfifo.if_dma_xfer_req axi_ad9680_dma.if_s_axis_xfer_req
2019.07.15.12:24:20 Info: add_connection ad9680_adcfifo.if_adc_wovf axi_ad9680_core.if_adc_dovf
2019.07.15.12:24:20 Info: add_connection sys_clk.clk_reset axi_ad9680_dma.s_axi_reset
2019.07.15.12:24:20 Info: add_connection sys_clk.clk axi_ad9680_dma.s_axi_clock
2019.07.15.12:24:20 Info: add_connection sys_dma_clk.clk_reset axi_ad9680_dma.m_dest_axi_reset
2019.07.15.12:24:20 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.m_dest_axi_clock
2019.07.15.12:24:20 Info: add_instance avl_adxcfg_0 avl_adxcfg 
2019.07.15.12:24:20 Info: add_connection sys_clk.clk avl_adxcfg_0.rcfg_clk
2019.07.15.12:24:20 Info: add_connection sys_clk.clk_reset avl_adxcfg_0.rcfg_reset_n
2019.07.15.12:24:20 Info: add_connection avl_adxcfg_0.rcfg_m0 ad9144_jesd204.phy_reconfig_0
2019.07.15.12:24:20 Info: add_connection avl_adxcfg_0.rcfg_m1 ad9680_jesd204.phy_reconfig_0
2019.07.15.12:24:20 Info: add_instance avl_adxcfg_1 avl_adxcfg 
2019.07.15.12:24:20 Info: add_connection sys_clk.clk avl_adxcfg_1.rcfg_clk
2019.07.15.12:24:20 Info: add_connection sys_clk.clk_reset avl_adxcfg_1.rcfg_reset_n
2019.07.15.12:24:20 Info: add_connection avl_adxcfg_1.rcfg_m0 ad9144_jesd204.phy_reconfig_1
2019.07.15.12:24:20 Info: add_connection avl_adxcfg_1.rcfg_m1 ad9680_jesd204.phy_reconfig_1
2019.07.15.12:24:20 Info: add_instance avl_adxcfg_2 avl_adxcfg 
2019.07.15.12:24:20 Info: add_connection sys_clk.clk avl_adxcfg_2.rcfg_clk
2019.07.15.12:24:20 Info: add_connection sys_clk.clk_reset avl_adxcfg_2.rcfg_reset_n
2019.07.15.12:24:20 Info: add_connection avl_adxcfg_2.rcfg_m0 ad9144_jesd204.phy_reconfig_2
2019.07.15.12:24:21 Info: add_connection avl_adxcfg_2.rcfg_m1 ad9680_jesd204.phy_reconfig_2
2019.07.15.12:24:21 Info: add_instance avl_adxcfg_3 avl_adxcfg 
2019.07.15.12:24:21 Info: add_connection sys_clk.clk avl_adxcfg_3.rcfg_clk
2019.07.15.12:24:21 Info: add_connection sys_clk.clk_reset avl_adxcfg_3.rcfg_reset_n
2019.07.15.12:24:21 Info: add_connection avl_adxcfg_3.rcfg_m0 ad9144_jesd204.phy_reconfig_3
2019.07.15.12:24:21 Info: add_connection avl_adxcfg_3.rcfg_m1 ad9680_jesd204.phy_reconfig_3
2019.07.15.12:24:21 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_reconfig
2019.07.15.12:24:21 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_reconfig baseAddress 268566528
2019.07.15.12:24:21 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_management
2019.07.15.12:24:21 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_management baseAddress 268582912
2019.07.15.12:24:21 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_pll_reconfig
2019.07.15.12:24:21 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_pll_reconfig baseAddress 268587008
2019.07.15.12:24:22 Info: add_connection sys_cpu.data_master ad9144_jesd204.lane_pll_reconfig
2019.07.15.12:24:22 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.lane_pll_reconfig baseAddress 268591104
2019.07.15.12:24:22 Info: add_connection sys_cpu.data_master avl_adxcfg_0.rcfg_s0
2019.07.15.12:24:22 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_0.rcfg_s0 baseAddress 268599296
2019.07.15.12:24:22 Info: add_connection sys_cpu.data_master avl_adxcfg_1.rcfg_s0
2019.07.15.12:24:22 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_1.rcfg_s0 baseAddress 268603392
2019.07.15.12:24:22 Info: add_connection sys_cpu.data_master avl_adxcfg_2.rcfg_s0
2019.07.15.12:24:22 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_2.rcfg_s0 baseAddress 268607488
2019.07.15.12:24:22 Info: add_connection sys_cpu.data_master avl_adxcfg_3.rcfg_s0
2019.07.15.12:24:23 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_3.rcfg_s0 baseAddress 268611584
2019.07.15.12:24:23 Info: add_connection sys_cpu.data_master axi_ad9144_dma.s_axi
2019.07.15.12:24:23 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9144_dma.s_axi baseAddress 268615680
2019.07.15.12:24:23 Info: add_connection sys_cpu.data_master axi_ad9144_core.s_axi
2019.07.15.12:24:23 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9144_core.s_axi baseAddress 268632064
2019.07.15.12:24:23 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_reconfig
2019.07.15.12:24:23 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_reconfig baseAddress 268697600
2019.07.15.12:24:23 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_management
2019.07.15.12:24:23 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_management baseAddress 268713984
2019.07.15.12:24:24 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_pll_reconfig
2019.07.15.12:24:24 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_pll_reconfig baseAddress 268718080
2019.07.15.12:24:24 Info: add_connection sys_cpu.data_master avl_adxcfg_0.rcfg_s1
2019.07.15.12:24:24 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_0.rcfg_s1 baseAddress 268730368
2019.07.15.12:24:24 Info: add_connection sys_cpu.data_master avl_adxcfg_1.rcfg_s1
2019.07.15.12:24:24 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_1.rcfg_s1 baseAddress 268734464
2019.07.15.12:24:24 Info: add_connection sys_cpu.data_master avl_adxcfg_2.rcfg_s1
2019.07.15.12:24:24 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_2.rcfg_s1 baseAddress 268738560
2019.07.15.12:24:25 Info: add_connection sys_cpu.data_master avl_adxcfg_3.rcfg_s1
2019.07.15.12:24:25 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_3.rcfg_s1 baseAddress 268742656
2019.07.15.12:24:25 Info: add_connection sys_cpu.data_master axi_ad9680_dma.s_axi
2019.07.15.12:24:25 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9680_dma.s_axi baseAddress 268746752
2019.07.15.12:24:25 Info: add_connection sys_cpu.data_master axi_ad9680_core.s_axi
2019.07.15.12:24:25 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9680_core.s_axi baseAddress 268763136
2019.07.15.12:24:25 Info: add_connection axi_ad9144_dma.m_src_axi sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:24:25 Info: set_connection_parameter_value axi_ad9144_dma.m_src_axi/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:24:25 Info: add_connection axi_ad9680_dma.m_dest_axi sys_ddr3_cntrl.ctrl_amm_0
2019.07.15.12:24:25 Info: set_connection_parameter_value axi_ad9680_dma.m_dest_axi/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.15.12:24:25 Info: add_connection sys_cpu.irq ad9680_jesd204.interrupt
2019.07.15.12:24:25 Info: set_connection_parameter_value sys_cpu.irq/ad9680_jesd204.interrupt irqNumber 8
2019.07.15.12:24:26 Info: add_connection sys_cpu.irq ad9144_jesd204.interrupt
2019.07.15.12:24:26 Info: set_connection_parameter_value sys_cpu.irq/ad9144_jesd204.interrupt irqNumber 9
2019.07.15.12:24:26 Info: add_connection sys_cpu.irq axi_ad9680_dma.interrupt_sender
2019.07.15.12:24:26 Info: set_connection_parameter_value sys_cpu.irq/axi_ad9680_dma.interrupt_sender irqNumber 10
2019.07.15.12:24:26 Info: add_connection sys_cpu.irq axi_ad9144_dma.interrupt_sender
2019.07.15.12:24:26 Info: set_connection_parameter_value sys_cpu.irq/axi_ad9144_dma.interrupt_sender irqNumber 11
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src1/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src2/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src3/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src4/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src5/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src6/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src7/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src/async_fifo_011.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:26 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src/crosser_003.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src/async_fifo_006.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src/async_fifo_007.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src/async_fifo_008.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src/async_fifo_009.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src/async_fifo_010.in qsys_mm.postTransform.pipelineCount 1
2019.07.15.12:24:27 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2019.07.15.12:24:27 Info: set_interconnect_requirement $system qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
2019.07.15.12:24:27 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 4
2019.07.15.12:24:27 Info: save_system system_bd.qsys
2019.07.15.12:25:11 Info: Saving generation log to C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/system_bd_generation.rpt
2019.07.15.12:25:11 Info: Starting: <b>Create HDL design files for synthesis</b>
2019.07.15.12:25:11 Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd --family="Arria 10" --part=10AX115S2F45I1SG
2019.07.15.12:25:11 Info: Loading a10gx/system_bd.qsys
2019.07.15.12:25:11 Info: Reading input file
2019.07.15.12:25:11 Info: Adding ad9144_jesd204 [adi_jesd204 1.0]
2019.07.15.12:25:11 Info: Parameterizing module ad9144_jesd204
2019.07.15.12:25:11 Info: Adding ad9680_adcfifo [util_adcfifo 1.0]
2019.07.15.12:25:11 Info: Parameterizing module ad9680_adcfifo
2019.07.15.12:25:11 Info: Adding ad9680_jesd204 [adi_jesd204 1.0]
2019.07.15.12:25:11 Info: Parameterizing module ad9680_jesd204
2019.07.15.12:25:11 Info: Adding avl_ad9144_fifo [util_dacfifo 1.0]
2019.07.15.12:25:11 Info: Parameterizing module avl_ad9144_fifo
2019.07.15.12:25:11 Info: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
2019.07.15.12:25:11 Info: Parameterizing module avl_adxcfg_0
2019.07.15.12:25:11 Info: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
2019.07.15.12:25:11 Info: Parameterizing module avl_adxcfg_1
2019.07.15.12:25:11 Info: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
2019.07.15.12:25:11 Info: Parameterizing module avl_adxcfg_2
2019.07.15.12:25:11 Info: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
2019.07.15.12:25:11 Info: Parameterizing module avl_adxcfg_3
2019.07.15.12:25:11 Info: Adding axi_ad9144_core [axi_ad9144 1.0]
2019.07.15.12:25:11 Info: Parameterizing module axi_ad9144_core
2019.07.15.12:25:11 Info: Adding axi_ad9144_dma [axi_dmac 1.0]
2019.07.15.12:25:11 Info: Parameterizing module axi_ad9144_dma
2019.07.15.12:25:11 Info: Adding axi_ad9680_core [axi_ad9680 1.0]
2019.07.15.12:25:11 Info: Parameterizing module axi_ad9680_core
2019.07.15.12:25:11 Info: Adding axi_ad9680_dma [axi_dmac 1.0]
2019.07.15.12:25:11 Info: Parameterizing module axi_ad9680_dma
2019.07.15.12:25:11 Info: Adding sys_clk [clock_source 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_clk
2019.07.15.12:25:11 Info: Adding sys_cpu [altera_nios2_gen2 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_cpu
2019.07.15.12:25:11 Info: Adding sys_ddr3_cntrl [altera_emif 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_ddr3_cntrl
2019.07.15.12:25:11 Info: Adding sys_dma_clk [clock_source 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_dma_clk
2019.07.15.12:25:11 Info: Adding sys_ethernet [altera_eth_tse 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_ethernet
2019.07.15.12:25:11 Info: Adding sys_ethernet_dma_rx [altera_msgdma 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_ethernet_dma_rx
2019.07.15.12:25:11 Info: Adding sys_ethernet_dma_tx [altera_msgdma 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_ethernet_dma_tx
2019.07.15.12:25:11 Info: Adding sys_ethernet_reset [altera_reset_bridge 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_ethernet_reset
2019.07.15.12:25:11 Info: Adding sys_flash [altera_generic_tristate_controller 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_flash
2019.07.15.12:25:11 Info: Adding sys_flash_bridge [altera_tristate_conduit_bridge 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_flash_bridge
2019.07.15.12:25:11 Info: Adding sys_gpio_bd [altera_avalon_pio 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_gpio_bd
2019.07.15.12:25:11 Info: Adding sys_gpio_in [altera_avalon_pio 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_gpio_in
2019.07.15.12:25:11 Info: Adding sys_gpio_out [altera_avalon_pio 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_gpio_out
2019.07.15.12:25:11 Info: Adding sys_id [altera_avalon_sysid_qsys 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_id
2019.07.15.12:25:11 Info: Adding sys_int_mem [altera_avalon_onchip_memory2 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_int_mem
2019.07.15.12:25:11 Info: Adding sys_spi [altera_avalon_spi 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_spi
2019.07.15.12:25:11 Info: Adding sys_timer_1 [altera_avalon_timer 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_timer_1
2019.07.15.12:25:11 Info: Adding sys_timer_2 [altera_avalon_timer 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_timer_2
2019.07.15.12:25:11 Info: Adding sys_tlb_mem [altera_avalon_onchip_memory2 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_tlb_mem
2019.07.15.12:25:11 Info: Adding sys_uart [altera_avalon_jtag_uart 18.1]
2019.07.15.12:25:11 Info: Parameterizing module sys_uart
2019.07.15.12:25:11 Info: Adding util_ad9144_upack [util_upack 1.0]
2019.07.15.12:25:11 Info: Parameterizing module util_ad9144_upack
2019.07.15.12:25:11 Info: Adding util_ad9680_cpack [util_cpack 1.0]
2019.07.15.12:25:11 Info: Parameterizing module util_ad9680_cpack
2019.07.15.12:25:11 Info: Building connections
2019.07.15.12:25:11 Info: Parameterizing connections
2019.07.15.12:25:11 Info: Validating
2019.07.15.12:25:28 Info: Done reading input file
2019.07.15.12:25:45 Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
2019.07.15.12:25:45 Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl: For accurate timing analysis, please simulate your board with selected termination values and update Board Timing information.
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.6600000000001, 533.33000000000004
2019.07.15.12:25:45 Info: system_bd.sys_ddr3_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.15.12:25:45 Info: system_bd.sys_ethernet: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
2019.07.15.12:25:45 Info: system_bd.sys_ethernet: RGMII is not supported for Arria 10 devices.
2019.07.15.12:25:45 Warning: system_bd.sys_ethernet: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
2019.07.15.12:25:45 Warning: system_bd.sys_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface <b>uas</b> - in composed mode these are ignored
2019.07.15.12:25:45 Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.15.12:25:45 Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.15.12:25:45 Info: system_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2019.07.15.12:25:45 Info: system_bd.sys_id: Time stamp will be automatically updated when this component is generated.
2019.07.15.12:25:45 Info: system_bd.sys_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2019.07.15.12:25:45 Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
2019.07.15.12:25:45 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
2019.07.15.12:25:45 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
2019.07.15.12:25:45 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
2019.07.15.12:25:45 Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source data signal is 64 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
2019.07.15.12:25:45 Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source empty signal is 3 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
2019.07.15.12:25:45 Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: <b>dac_ch_0</b> has a <b>data_valid</b> signal, but <b>dac_ch_0</b> does not.
2019.07.15.12:25:45 Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: <b>dac_ch_1</b> has a <b>data_valid</b> signal, but <b>dac_ch_1</b> does not.
2019.07.15.12:25:45 Warning: system_bd.ad9680_adcfifo: <b>ad9680_adcfifo.if_dma_xfer_status</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.avl_ad9144_fifo: <b>avl_ad9144_fifo.if_dac_xfer_out</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.sys_ddr3_cntrl: <b>sys_ddr3_cntrl.status</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.sys_ethernet: <b>sys_ethernet.mac_misc_connection</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.sys_ethernet: <b>sys_ethernet.status_led_connection</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.sys_ethernet: <b>sys_ethernet.serdes_control_connection</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.util_ad9144_upack: <b>util_ad9144_upack.if_dac_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.util_ad9680_cpack: <b>util_ad9680_cpack.if_adc_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.12:25:45 Warning: system_bd.axi_ad9144_core.if_tx_data: <b>axi_ad9144_core.if_tx_data</b> does not have an associated reset
2019.07.15.12:25:45 Warning: system_bd.axi_ad9680_core.if_rx_data: <b>axi_ad9680_core.if_rx_data</b> does not have an associated reset
2019.07.15.12:25:46 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
2019.07.15.12:25:46 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.12:25:46 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.12:25:46 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.12:25:46 Info: system_bd: "Transforming system: system_bd"
2019.07.15.12:25:46 Info: system_bd: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: system_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avl_ad9144_fifo: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avl_ad9144_fifo: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_cpu: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_cpu: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_ddr3_cntrl: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_ddr3_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_ethernet: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_ethernet: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_ethernet_dma_rx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_ethernet_dma_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_ethernet_dma_tx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_ethernet_dma_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_ethernet_reset: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_ethernet_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_flash: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_flash: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_flash_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_flash_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_gpio_in: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_gpio_in: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_gpio_out: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_gpio_out: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_id: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_id: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_int_mem: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_int_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_spi: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_spi: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_timer_1: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_timer_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_timer_2: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_timer_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_tlb_mem: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_tlb_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: sys_uart: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: sys_uart: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: lane_pll: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: lane_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: clock_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: clock_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: reset_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: reset_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: cpu: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: cpu: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: cal_slave_component: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: cal_slave_component: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: i_tse_mac: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: i_tse_mac: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: reg_clk_module: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: reg_clk_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: reg_rst_module: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: reg_rst_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: avalon_arbiter: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: avalon_arbiter: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ref_clk_module: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ref_clk_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: i_tse_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: i_tse_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: i_lvdsio_rx_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: i_lvdsio_rx_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: i_lvdsio_tx_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: i_lvdsio_tx_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: i_lvdsio_terminator_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: i_lvdsio_terminator_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: cb_inst: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: cb_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: rst_inst: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: rst_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: dispatcher_internal: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: dispatcher_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: write_mstr_internal: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: write_mstr_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: cb_inst: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: cb_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: rst_inst: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: rst_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: dispatcher_internal: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: dispatcher_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: read_mstr_internal: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: read_mstr_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: clk: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: clk: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: reset: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: tdt: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: tdt: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: slave_translator: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: slave_translator: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: tda: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: tda: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: alt_mem_asym: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: alt_mem_asym: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.001s
2019.07.15.12:25:46 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: clk_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: rst_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: rst_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: core: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: core: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.12:25:46 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.12:25:46 Info: system_bd: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:25:49 Info: Inserting clock-crossing logic between sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink0
2019.07.15.12:25:49 Info: Inserting clock-crossing logic between sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink1
2019.07.15.12:25:49 Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink2
2019.07.15.12:25:49 Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink3
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink4
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink5
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink6
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink7
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.src and rsp_mux.sink21
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src and rsp_mux_001.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src and rsp_mux_002.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src and rsp_mux_003.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src and rsp_mux_004.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src and rsp_mux_005.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src and rsp_mux_006.sink0
2019.07.15.12:25:50 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src and rsp_mux_007.sink0
2019.07.15.12:25:57 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
2019.07.15.12:25:57 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:25:58 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
2019.07.15.12:25:58 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:25:59 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
2019.07.15.12:25:59 Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
2019.07.15.12:25:59 Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
2019.07.15.12:26:00 Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
2019.07.15.12:26:00 Info: system_bd: Running transform <b>merlin_avalon_transform</b> took 13.381s
2019.07.15.12:26:00 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:00 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.023s
2019.07.15.12:26:00 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:00 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.018s
2019.07.15.12:26:00 Info: sys_cpu: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:00 Info: sys_cpu: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:00 Info: sys_ddr3_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:00 Info: sys_ddr3_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.278s
2019.07.15.12:26:00 Info: sys_ethernet: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:01 Info: sys_ethernet: Running transform <b>merlin_avalon_transform</b> took 0.600s
2019.07.15.12:26:01 Info: sys_ethernet_dma_rx: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:01 Info: sys_ethernet_dma_rx: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.12:26:01 Info: sys_ethernet_dma_tx: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:01 Info: sys_ethernet_dma_tx: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.12:26:01 Info: sys_flash: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:01 Info: sys_flash: Running transform <b>merlin_avalon_transform</b> took 0.609s
2019.07.15.12:26:01 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:13 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:13 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:13 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:13 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:14 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:14 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:14 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:15 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:15 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:15 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:16 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:16 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:16 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:17 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:17 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:17 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:18 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:18 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:18 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:19 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:19 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:19 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:19 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:20 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:20 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
2019.07.15.12:26:20 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 18.932s
2019.07.15.12:26:20 Info: mm_interconnect_9: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:20 Info: mm_interconnect_9: Running transform <b>merlin_avalon_transform</b> took 0.297s
2019.07.15.12:26:20 Info: mm_interconnect_10: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: mm_interconnect_10: Running transform <b>merlin_avalon_transform</b> took 0.323s
2019.07.15.12:26:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:21 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.12:26:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.033s
2019.07.15.12:26:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.019s
2019.07.15.12:26:21 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:26:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:26:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:26:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2019.07.15.12:26:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.12:26:21 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b> took 0.614s
2019.07.15.12:26:21 Info: i_lvdsio_rx_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: i_lvdsio_rx_0: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:21 Info: i_lvdsio_tx_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: i_lvdsio_tx_0: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:21 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_015: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_015: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_016: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_016: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_017: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_017: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_018: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_018: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.12:26:22 Info: avalon_st_adapter_019: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_019: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_020: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_020: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_021: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_021: Running transform <b>merlin_avalon_transform</b> took 0.013s
2019.07.15.12:26:22 Info: avalon_st_adapter_022: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_022: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.12:26:22 Info: avalon_st_adapter_023: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_023: Running transform <b>merlin_avalon_transform</b> took 0.013s
2019.07.15.12:26:22 Info: avalon_st_adapter_024: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_024: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.12:26:22 Info: avalon_st_adapter_025: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_025: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.12:26:22 Info: avalon_st_adapter_026: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_026: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_027: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_027: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.12:26:22 Info: avalon_st_adapter_028: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: avalon_st_adapter_028: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.12:26:22 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.12:26:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.12:26:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.309s
2019.07.15.12:26:22 Info: system_bd: "Naming system components in system: system_bd"
2019.07.15.12:26:22 Info: system_bd: "Processing generation queue"
2019.07.15.12:26:22 Info: system_bd: "Generating: system_bd"
2019.07.15.12:26:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
2019.07.15.12:26:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
2019.07.15.12:26:22 Info: system_bd: "Generating: system_bd_adi_jesd204_10_ghf5ywa"
2019.07.15.12:26:23 Info: system_bd: "Generating: util_adcfifo"
2019.07.15.12:26:23 Info: alt_mem_asym: "Generating: alt_mem_asym"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_adi_jesd204_10_zy2um7q"
2019.07.15.12:26:23 Info: system_bd: "Generating: util_dacfifo"
2019.07.15.12:26:23 Info: system_bd: "Generating: avl_adxcfg"
2019.07.15.12:26:23 Info: system_bd: "Generating: axi_ad9144"
2019.07.15.12:26:23 Info: system_bd: "Generating: axi_dmac"
2019.07.15.12:26:23 Info: system_bd: "Generating: axi_ad9680"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_nios2_gen2_181_emjtsyi"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_emif_181_xjayrdi"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_eth_tse_181_3w7teoy"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_msgdma_181_zsqwlma"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_msgdma_181_b637xva"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_generic_tristate_controller_181_o6vsvpq"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_tristate_conduit_bridge_181_naoupdy"
2019.07.15.12:26:23 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_sesqgfy"
2019.07.15.12:26:24 Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.15.12:26:24 Info: sys_gpio_bd:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:24 Info: sys_gpio_bd: Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.15.12:26:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
2019.07.15.12:26:24 Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.12:26:24 Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:24 Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.12:26:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
2019.07.15.12:26:24 Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.12:26:24 Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:25 Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.12:26:25 Info: system_bd: "Generating: system_bd_altera_avalon_sysid_qsys_181_oucvy2i"
2019.07.15.12:26:25 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq"
2019.07.15.12:26:25 Info: sys_int_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
2019.07.15.12:26:25 Info: sys_int_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_g7nsrqq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen//system_bd_altera_avalon_onchip_memory2_181_g7nsrqq_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:25 Info: sys_int_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
2019.07.15.12:26:25 Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_qzmecjq"
2019.07.15.12:26:25 Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
2019.07.15.12:26:25 Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_qzmecjq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen//system_bd_altera_avalon_spi_181_qzmecjq_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:25 Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
2019.07.15.12:26:25 Info: system_bd: "Generating: system_bd_altera_avalon_timer_181_ugdfxjy"
2019.07.15.12:26:25 Info: sys_timer_1: Starting RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
2019.07.15.12:26:25 Info: sys_timer_1:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_bd_altera_avalon_timer_181_ugdfxjy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen//system_bd_altera_avalon_timer_181_ugdfxjy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:25 Info: sys_timer_1: Done RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
2019.07.15.12:26:25 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi"
2019.07.15.12:26:25 Info: sys_tlb_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
2019.07.15.12:26:25 Info: sys_tlb_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_ekbyzqi --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen//system_bd_altera_avalon_onchip_memory2_181_ekbyzqi_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:26 Info: sys_tlb_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
2019.07.15.12:26:26 Info: system_bd: "Generating: system_bd_altera_avalon_jtag_uart_181_mus246q"
2019.07.15.12:26:26 Info: sys_uart: Starting RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
2019.07.15.12:26:26 Info: sys_uart:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_altera_avalon_jtag_uart_181_mus246q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen//system_bd_altera_avalon_jtag_uart_181_mus246q_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:26 Info: sys_uart: Done RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
2019.07.15.12:26:26 Info: system_bd: "Generating: util_upack"
2019.07.15.12:26:27 Info: system_bd: "Generating: util_cpack"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_o6tjsqa"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_boiywzi"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_uehknzy"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_w4cagmq"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_pkulkta"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_qpygkyi"
2019.07.15.12:26:27 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_s7eof2a"
2019.07.15.12:26:27 Info: system_bd: "Generating: altera_reset_controller"
2019.07.15.12:26:27 Info: system_bd: "Generating: altera_xcvr_fpll_a10"
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.12:26:27 Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.12:26:27 Info: system_bd: "Generating: axi_adxcvr"
2019.07.15.12:26:27 Info: system_bd: "Generating: altera_xcvr_reset_control"
2019.07.15.12:26:27 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.15.12:26:28 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.12:26:28 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.15.12:26:28 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.15.12:26:28 Info: system_bd: "Generating: system_bd_jesd204_phy_10_oucwlmy"
2019.07.15.12:26:28 Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.12:26:28 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.12:26:28 Info: system_bd: "Generating: axi_jesd204_tx"
2019.07.15.12:26:28 Info: system_bd: "Generating: jesd204_tx"
2019.07.15.12:26:28 Info: system_bd: "Generating: alt_mem_asym"
2019.07.15.12:26:28 Info: system_bd: "Generating: system_bd_jesd204_phy_10_ti5bfii"
2019.07.15.12:26:28 Info: system_bd: "Generating: axi_jesd204_rx"
2019.07.15.12:26:28 Info: system_bd: "Generating: jesd204_rx"
2019.07.15.12:26:28 Info: system_bd: "Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"
2019.07.15.12:26:28 Info: cpu: Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
2019.07.15.12:26:28 Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:29 (*) Starting Nios II generation
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:29 (*)   Checking for plaintext license.
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)   Plaintext license not found.
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)   Checking for encrypted license (non-evaluation).
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)   Encrypted license found.  SOF will not be time-limited.
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)   Elaborating CPU configuration settings
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)   Creating all objects for CPU
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:31 (*)     Testbench
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)     Instruction decoding
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)       Instruction fields
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)       Instruction decodes
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)       Signals for RTL simulation waveforms
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)       Instruction controls
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)     Pipeline frontend
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)       Micro-ITLB
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:32 (*)     Pipeline backend
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:33 (*)       Micro-DTLB
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:34 (*)     TLB
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:35 (*)   Generating RTL from CPU objects
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:37 (*)   Creating encrypted RTL
2019.07.15.12:26:38 Info: cpu: # 2019.07.15 12:26:38 (*) Done Nios II generation
2019.07.15.12:26:38 Info: cpu: Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
2019.07.15.12:26:38 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_trc56rq"
2019.07.15.12:26:40 Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
2019.07.15.12:26:40 Info: system_bd: "Generating: altera_eth_tse_mac"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_eth_tse_avalon_arbiter"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
2019.07.15.12:26:41 Info: system_bd: "Generating: system_bd_altera_lvds_181_ha24u6i"
2019.07.15.12:26:41 Info: system_bd: "Generating: system_bd_altera_lvds_181_mkcsf5q"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_eth_tse_nf_lvds_terminator"
2019.07.15.12:26:41 Info: system_bd: "Generating: dispatcher"
2019.07.15.12:26:41 Info: system_bd: "Generating: write_master"
2019.07.15.12:26:41 Info: system_bd: "Generating: read_master"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_tristate_controller_translator"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_slave_translator"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_tristate_controller_aggregator"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_master_translator"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_master_agent"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_axi_master_ni"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
2019.07.15.12:26:41 Info: system_bd: "Generating: altera_merlin_slave_agent"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_avalon_sc_fifo"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_zn255xi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_jlajz7i"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_hy55ybi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ud7dcxq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2fdjoey"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2sfvzsi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ifjucri"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ojgycvi"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_merlin_traffic_limiter"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_merlin_burst_adapter"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_merlin_width_adapter"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_avalon_st_handshake_clock_crosser"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_avalon_dc_fifo"
2019.07.15.12:26:42 Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_data_format_adapter_181_3mviboq"
2019.07.15.12:26:42 Info: system_bd: "Generating: system_bd_timing_adapter_181_3cdoppq"
2019.07.15.12:26:43 Info: system_bd: "Generating: system_bd_data_format_adapter_181_w5aogcy"
2019.07.15.12:26:43 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.12:26:43 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.12:26:44 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.12:26:44 Info: system_bd: "Generating: jesd204_glue"
2019.07.15.12:26:44 Info: system_bd: "Generating: jesd204_soft_pcs_tx"
2019.07.15.12:26:44 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
2019.07.15.12:26:44 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.12:26:44 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.12:26:45 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.12:26:45 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.12:26:45 Info: system_bd: "Generating: jesd204_soft_pcs_rx"
2019.07.15.12:26:45 Info: system_bd: "Generating: altera_avalon_mm_bridge"
2019.07.15.12:26:45 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
2019.07.15.12:26:45 Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.12:26:45 Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.12:26:45 Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.12:26:45 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_cazrnua"
2019.07.15.12:26:45 Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_tfp6o7q"
2019.07.15.12:26:46 Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_y5hozjy"
2019.07.15.12:26:46 Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
2019.07.15.12:26:46 Info: system_bd: "Generating: system_bd_error_adapter_181_zbwitoq"
2019.07.15.12:26:46 Info: system_bd: "Generating: system_bd_error_adapter_181_tmmt7mq"
2019.07.15.12:26:46 Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
2019.07.15.12:26:46 Info: system_bd: Done "<b>system_bd</b>" with 119 modules, 677 files
2019.07.15.12:26:46 Info: qsys-generate succeeded.
2019.07.15.12:26:46 Info: Finished: <b>Create HDL design files for synthesis</b>
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jul 15 12:22:10 2019
Info: Command: quartus_sh --64bit -t system_project.tcl
Critical Warning: quartus version mismatch; expected 18.0.0, got 18.1.0.
Info (125061): Changed top-level design entity name to "system_top"
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 12:26:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq2_a10gx -c daq2_a10gx
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synth/system_bd.v
    Info (12023): Found entity 1: system_bd File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/synth/system_bd_cfg.v
    Info (12022): Found design unit 1: system_bd_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dmx.v
    Info (12023): Found entity 1: util_upack_dmx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dsf.v
    Info (12023): Found entity 1: util_upack_dsf File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack.v
    Info (12023): Found entity 1: util_upack File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_sesqgfy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_sesqgfy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_sesqgfy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_o6tjsqa File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_o6tjsqa_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cmuyv5y.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_cmuyv5y File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cmuyv5y.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cidgwia.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_cidgwia File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cidgwia.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_imbpwqq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_imbpwqq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_imbpwqq.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_ojgycvi_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_ojgycvi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_ehr42rq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_ehr42rq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_ehr42rq.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_iovyooq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_iovyooq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_iovyooq.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_4tfi4ky.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_4tfi4ky File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_4tfi4ky.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_2sfvzsi_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_2sfvzsi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_jlajz7i_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_jlajz7i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_hmqkkwi.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_hmqkkwi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_hmqkkwi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_hmqkkwi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_hmqkkwi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_hmqkkwi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/error_adapter_181/synth/system_bd_error_adapter_181_zbwitoq.sv
    Info (12023): Found entity 1: system_bd_error_adapter_181_zbwitoq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/error_adapter_181/synth/system_bd_error_adapter_181_zbwitoq.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_25xtenq.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_25xtenq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_25xtenq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_25xtenq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_25xtenq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_25xtenq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv
    Info (12023): Found entity 1: system_bd_error_adapter_181_6bjmpii File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_2fdjoey_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_2fdjoey File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_ud7dcxq_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_ud7dcxq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_zn255xi_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_zn255xi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_47fgbri.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_47fgbri File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_47fgbri.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_5nwlmuy.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_5nwlmuy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_5nwlmuy.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_e7v4oka.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_e7v4oka File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_e7v4oka.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_e7v4oka_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_e7v4oka_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_e7v4oka_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/error_adapter_181/synth/system_bd_error_adapter_181_tmmt7mq.sv
    Info (12023): Found entity 1: system_bd_error_adapter_181_tmmt7mq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/error_adapter_181/synth/system_bd_error_adapter_181_tmmt7mq.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_pdke4ry.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_pdke4ry File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_pdke4ry.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_dc_fifo_181/synth/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_dc_fifo_181/synth/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_dc_fifo_181/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_dc_fifo_181/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_master_agent_181/synth/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_master_agent_181/synth/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_hy55ybi_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_hy55ybi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_5h2wizi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_5h2wizi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_5h2wizi.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_35yalzy.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_35yalzy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_35yalzy.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_jkqvu3i.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_jkqvu3i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_jkqvu3i.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_ifjucri_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_ifjucri File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_3l6vajq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_3l6vajq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_3l6vajq.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_fk5hakq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_fk5hakq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_fk5hakq.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_y55ibki.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_y55ibki File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_y55ibki.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_wvauzsi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_wvauzsi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_wvauzsi.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_mux.v
    Info (12023): Found entity 1: util_cpack_mux File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_dsf.v
    Info (12023): Found entity 1: util_cpack_dsf File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack.v
    Info (12023): Found entity 1: util_cpack File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/util_axis_fifo.v
    Info (12023): Found entity 1: util_axis_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_sync.v
    Info (12023): Found entity 1: fifo_address_sync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/address_sync.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/axi_dmac_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v
    Info (12023): Found entity 1: axi_dmac_burst_memory File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap.v
    Info (12023): Found entity 1: axi_dmac_regmap File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v
    Info (12023): Found entity 1: axi_dmac_regmap_request File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v
    Info (12023): Found entity 1: axi_dmac_reset_manager File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v
    Info (12023): Found entity 1: axi_dmac_resize_dest File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v
    Info (12023): Found entity 1: axi_dmac_resize_src File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v
    Info (12023): Found entity 1: axi_dmac_response_manager File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_transfer.v
    Info (12023): Found entity 1: axi_dmac_transfer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_generator.v
    Info (12023): Found entity 1: dmac_address_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/address_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/data_mover.v
    Info (12023): Found entity 1: dmac_data_mover File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/data_mover.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_arb.v
    Info (12023): Found entity 1: dmac_request_arb File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_generator.v
    Info (12023): Found entity 1: dmac_request_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_handler.v
    Info (12023): Found entity 1: dmac_response_handler File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/response_handler.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_register_slice.v
    Info (12023): Found entity 1: axi_register_slice File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_register_slice.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/2d_transfer.v
    Info (12023): Found entity 1: dmac_2d_transfer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/2d_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_mm.v
    Info (12023): Found entity 1: dmac_dest_mm_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_stream.v
    Info (12023): Found entity 1: dmac_dest_axi_stream File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_fifo_inf.v
    Info (12023): Found entity 1: dmac_dest_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_mm.v
    Info (12023): Found entity 1: dmac_src_mm_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_stream.v
    Info (12023): Found entity 1: dmac_src_axi_stream File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_fifo_inf.v
    Info (12023): Found entity 1: dmac_src_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/splitter.v
    Info (12023): Found entity 1: splitter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/splitter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_generator.v
    Info (12023): Found entity 1: dmac_response_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/response_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac.v
    Info (12023): Found entity 1: axi_dmac File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v
    Info (12023): Found entity 1: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_pkulkta.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_pkulkta File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_pkulkta.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_pkulkta_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_pkulkta_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_pkulkta_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv
    Info (12023): Found entity 1: system_bd_timing_adapter_181_4ceyadi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv
    Info (12023): Found entity 1: system_bd_altera_tristate_conduit_bridge_181_naoupdy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva.v
    Info (12023): Found entity 1: system_bd_altera_msgdma_181_b637xva File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_msgdma_181_b637xva_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_read_master_181/synth/read_master.v
    Info (12023): Found entity 1: read_master File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_read_master_181/synth/mm_to_st_adapter.v
    Info (12023): Found entity 1: MM_to_ST_Adapter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/MM_to_ST_Adapter.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_read_master_181/synth/read_burst_control.v
    Info (12023): Found entity 1: read_burst_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_burst_control.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v
    Info (12023): Found entity 1: dispatcher File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/descriptor_buffers.v
    Info (12023): Found entity 1: descriptor_buffers File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/descriptor_buffers.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/csr_block.v
    Info (12023): Found entity 1: csr_block File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/csr_block.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/response_block.v
    Info (12023): Found entity 1: response_block File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/response_block.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v
    Info (12023): Found entity 1: fifo_with_byteenables File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/read_signal_breakout.v
    Info (12023): Found entity 1: read_signal_breakout File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/read_signal_breakout.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/modular_sgdma_dispatcher_181/synth/write_signal_breakout.v
    Info (12023): Found entity 1: write_signal_breakout File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/write_signal_breakout.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_ghf5ywa File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_ghf5ywa_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_oucwlmy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_oucwlmy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv
    Info (12023): Found entity 1: twentynm_pcs_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 25
    Info (12023): Found entity 2: twentynm_pcs_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 4625
    Info (12023): Found entity 3: twentynm_pcs_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 9225
    Info (12023): Found entity 4: twentynm_pcs_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 13825
    Info (12023): Found entity 5: twentynm_pcs_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 18425
    Info (12023): Found entity 6: twentynm_pcs_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 23025
    Info (12023): Found entity 7: twentynm_pcs_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 27625
    Info (12023): Found entity 8: twentynm_pcs_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 32225
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv
    Info (12023): Found entity 1: twentynm_pma_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 25
    Info (12023): Found entity 2: twentynm_pma_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 1610
    Info (12023): Found entity 3: twentynm_pma_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 3195
    Info (12023): Found entity 4: twentynm_pma_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 4780
    Info (12023): Found entity 5: twentynm_pma_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 6365
    Info (12023): Found entity 6: twentynm_pma_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 7950
    Info (12023): Found entity 7: twentynm_pma_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 9537
    Info (12023): Found entity 8: twentynm_pma_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 11122
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 9 design units, including 9 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv
    Info (12023): Found entity 1: twentynm_xcvr_native File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 25
    Info (12023): Found entity 2: twentynm_xcvr_native_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 7523
    Info (12023): Found entity 3: twentynm_xcvr_native_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 9956
    Info (12023): Found entity 4: twentynm_xcvr_native_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 12389
    Info (12023): Found entity 5: twentynm_xcvr_native_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14822
    Info (12023): Found entity 6: twentynm_xcvr_native_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17255
    Info (12023): Found entity 7: twentynm_xcvr_native_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19688
    Info (12023): Found entity 8: twentynm_xcvr_native_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 22121
    Info (12023): Found entity 9: twentynm_xcvr_native_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 24554
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv
    Info (12023): Found entity 1: alt_xcvr_native_pipe_retry File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv
    Info (12023): Found entity 1: alt_xcvr_native_prbs_accum File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv
    Info (12023): Found entity 1: alt_xcvr_native_odi_accel File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_commands_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv
    Info (12022): Found design unit 1: pcie_mgmt_program (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv
    Info (12023): Found entity 1: pcie_mgmt_cpu File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv
    Info (12023): Found entity 1: pcie_mgmt_master File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv
    Info (12023): Found entity 1: altera_xcvr_native_pcie_dfe_ip File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_hechn7q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_hechn7q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v
    Info (12023): Found entity 1: jesd204_8b10b_encoder File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v
    Info (12023): Found entity 1: jesd204_glue File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (system_bd_altera_xcvr_reset_control_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v
    Info (12023): Found entity 1: axi_adxcvr_up File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr.v
    Info (12023): Found entity 1: axi_adxcvr File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv
    Info (12023): Found entity 1: a10_xcvr_atx_pll File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 3 design units, including 3 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv
    Info (12023): Found entity 1: altera_xcvr_fpll_a10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 27
    Info (12023): Found entity 2: dps_pulse_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1225
    Info (12023): Found entity 3: dps_reset_gen File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1286
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_fpll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_nf File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx.v
    Info (12023): Found entity 1: jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v
    Info (12023): Found entity 1: jesd204_tx_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v
    Info (12023): Found entity 1: jesd204_tx_lane File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v
    Info (12023): Found entity 1: axi_jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v
    Info (12023): Found entity 1: jesd204_up_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/util_dacfifo_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/ad_mem_asym.v
    Info (12023): Found entity 1: ad_mem_asym File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_mem_asym.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/ad_b2g.v
    Info (12023): Found entity 1: ad_b2g File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_b2g.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/ad_g2b.v
    Info (12023): Found entity 1: ad_g2b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/ad_g2b.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/util_dacfifo.v
    Info (12023): Found entity 1: util_dacfifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v
    Info (12023): Found entity 1: util_dacfifo_bypass File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_qzmecjq.v
    Info (12023): Found entity 1: system_bd_altera_avalon_spi_181_qzmecjq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_qzmecjq.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_mul.v
    Info (12023): Found entity 1: ad_mul File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v
    Info (12023): Found entity 1: ad_dds_cordic_pipe File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v
    Info (12023): Found entity 1: ad_dds_sine_cordic File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine.v
    Info (12023): Found entity 1: ad_dds_sine File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_2.v
    Info (12023): Found entity 1: ad_dds_2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_1.v
    Info (12023): Found entity 1: ad_dds_1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds.v
    Info (12023): Found entity 1: ad_dds File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v
    Info (12023): Found entity 1: ad_perfect_shuffle File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_common.v
    Info (12023): Found entity 1: up_dac_common File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_channel.v
    Info (12023): Found entity 1: up_dac_channel File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_channel File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_core File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_framer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_pn File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_regmap File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/axi_ad9144.v
    Info (12023): Found entity 1: axi_ad9144 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_timer_181/synth/system_bd_altera_avalon_timer_181_ugdfxjy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_timer_181_ugdfxjy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_timer_181/synth/system_bd_altera_avalon_timer_181_ugdfxjy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_wvvmw7a File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v
    Info (12023): Found entity 1: ad_axis_inf_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/util_adcfifo.v
    Info (12023): Found entity 1: util_adcfifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym.v
    Info (12023): Found entity 1: alt_mem_asym File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_vay5xwy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_vay5xwy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_tvjdyoy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_o6mwuyy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v
    Info (12023): Found entity 1: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_adxcfg_10/synth/avl_adxcfg.v
    Info (12023): Found entity 1: avl_adxcfg File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/avl_adxcfg_10/synth/avl_adxcfg.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi.v
    Info (12023): Found entity 1: system_bd_altera_emif_181_xjayrdi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_181_xjayrdi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_trc56rq_top File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_io_aux.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_trc56rq_io_aux File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_trc56rq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_bufs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_o File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_o File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_cp_i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_df File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_se File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_unused File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_fast_sim File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_extra_clks File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_oct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_core_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hps_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_wrap File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv Line: 448
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_abphy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_abphy_mux File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_avl_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_sideband_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_mmr_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_amm_data_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_ast_data_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_afi_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_seq_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_regs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv
    Info (12023): Found entity 1: altera_oct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv
    Info (12023): Found entity 1: altera_oct_um_fsm File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v
    Info (12023): Found entity 1: system_bd_altera_emif_cal_slave_nf_181_c5oooyy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_cal_slave_nf_181_c5oooyy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v
    Info (12023): Found entity 1: system_bd_altera_avalon_onchip_memory2_181_76knrqa File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_cazrnua File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_cazrnua_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma.v
    Info (12023): Found entity 1: system_bd_altera_msgdma_181_zsqwlma File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_msgdma_181_zsqwlma_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_write_master_181/synth/write_master.v
    Info (12023): Found entity 1: write_master File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 66
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/dma_write_master_181/synth/byte_enable_generator.v
    Info (12023): Found entity 1: byte_enable_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 54
    Info (12023): Found entity 2: one_thousand_twenty_four_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 177
    Info (12023): Found entity 3: five_hundred_twelve_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 285
    Info (12023): Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 393
    Info (12023): Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 500
    Info (12023): Found entity 6: sixty_four_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 606
    Info (12023): Found entity 7: thirty_two_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 711
    Info (12023): Found entity 8: sixteen_bit_byteenable_FSM File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 818
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_write_master_181/synth/st_to_mm_adapter.v
    Info (12023): Found entity 1: ST_to_MM_Adapter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/ST_to_MM_Adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/dma_write_master_181/synth/write_burst_control.v
    Info (12023): Found entity 1: write_burst_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_burst_control.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_boiywzi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_boiywzi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_qpygkyi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_qpygkyi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_3cdoppq.sv
    Info (12023): Found entity 1: system_bd_timing_adapter_181_3cdoppq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_3cdoppq.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_3cdoppq_fifo.sv
    Info (12023): Found entity 1: system_bd_timing_adapter_181_3cdoppq_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_3cdoppq_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_3mviboq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_state_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_3mviboq_state_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_state_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_data_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_3mviboq_data_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_data_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_sop_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_3mviboq_sop_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_sop_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_error_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_3mviboq_error_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq_error_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_181/synth/system_bd_altera_nios2_gen2_181_emjtsyi.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_181_emjtsyi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_181/synth/system_bd_altera_nios2_gen2_181_emjtsyi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_nios2_gen2_181/synth/system_bd_altera_nios2_gen2_181_emjtsyi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_nios2_gen2_181_emjtsyi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_181/synth/system_bd_altera_nios2_gen2_181_emjtsyi_cfg.v Line: 1
Info (12021): Found 28 design units, including 28 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 21
    Info (12023): Found entity 2: system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 89
    Info (12023): Found entity 3: system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 158
    Info (12023): Found entity 4: system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 227
    Info (12023): Found entity 5: system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_b_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 293
    Info (12023): Found entity 6: system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 359
    Info (12023): Found entity 7: system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 425
    Info (12023): Found entity 8: system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 494
    Info (12023): Found entity 9: system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 562
    Info (12023): Found entity 10: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 627
    Info (12023): Found entity 11: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_break File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 773
    Info (12023): Found entity 12: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_xbrk File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1066
    Info (12023): Found entity 13: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dbrk File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1327
    Info (12023): Found entity 14: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_itrace File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1516
    Info (12023): Found entity 15: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_td_mode File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1703
    Info (12023): Found entity 16: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1771
    Info (12023): Found entity 17: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_compute_input_tm_cnt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1853
    Info (12023): Found entity 18: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_wrptr_inc File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1925
    Info (12023): Found entity 19: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_cnt_inc File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1968
    Info (12023): Found entity 20: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2015
    Info (12023): Found entity 21: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_pib File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2501
    Info (12023): Found entity 22: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_im File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2524
    Info (12023): Found entity 23: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_performance_monitors File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2594
    Info (12023): Found entity 24: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_avalon_reg File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2611
    Info (12023): Found entity 25: system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2704
    Info (12023): Found entity 26: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2769
    Info (12023): Found entity 27: system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2950
    Info (12023): Found entity 28: system_bd_altera_nios2_gen2_unit_181_ajz7wea File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3501
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench.v
    Info (12023): Found entity 1: system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v
    Info (12023): Found entity 1: system_bd_altera_eth_tse_181_3w7teoy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_eth_tse_181_3w7teoy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.v
    Info (12023): Found entity 1: altera_eth_tse_pcs_pma_nf_lvds File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_align_sync.v
    Info (12023): Found entity 1: altera_tse_align_sync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_align_sync.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec10b8b.v
    Info (12023): Found entity 1: altera_tse_dec10b8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec10b8b.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec_func.v
    Info (12023): Found entity 1: altera_tse_dec_func File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec_func.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_enc8b10b.v
    Info (12023): Found entity 1: altera_tse_enc8b10b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_enc8b10b.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_autoneg.v
    Info (12023): Found entity 1: altera_tse_top_autoneg File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_autoneg.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_carrier_sense.v
    Info (12023): Found entity 1: altera_tse_carrier_sense File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_carrier_sense.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_clk_gen.v
    Info (12023): Found entity 1: altera_tse_clk_gen File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_div.v
    Info (12023): Found entity 1: altera_tse_sgmii_clk_div File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_div.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_enable.v
    Info (12023): Found entity 1: altera_tse_sgmii_clk_enable File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_enable.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_encapsulation.v
    Info (12023): Found entity 1: altera_tse_rx_encapsulation File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_encapsulation.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_tx_encapsulation.v
    Info (12023): Found entity 1: altera_tse_tx_encapsulation File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_tx_encapsulation.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_encapsulation_strx_gx.v
    Info (12023): Found entity 1: altera_tse_rx_encapsulation_strx_gx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_encapsulation_strx_gx.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_control.v
    Info (12023): Found entity 1: altera_tse_pcs_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_control.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_host_control.v
    Info (12023): Found entity 1: altera_tse_pcs_host_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_host_control.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mdio_reg.v
    Info (12023): Found entity 1: altera_tse_mdio_reg File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mdio_reg.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mii_rx_if_pcs.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if_pcs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mii_rx_if_pcs.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mii_tx_if_pcs.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if_pcs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mii_tx_if_pcs.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_sync.v
    Info (12023): Found entity 1: altera_tse_rx_sync File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_sync.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_sgmii_clk_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_colision_detect.v
    Info (12023): Found entity 1: altera_tse_colision_detect File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_colision_detect.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_converter.v
    Info (12023): Found entity 1: altera_tse_rx_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_converter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_fifo_rd.v
    Info (12023): Found entity 1: altera_tse_rx_fifo_rd File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_rx_fifo_rd.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v
    Info (12023): Found entity 1: altera_tse_top_rx_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 43
    Info (12023): Found entity 2: tse_1588_ppm_counter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 984
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v
    Info (12023): Found entity 1: altera_tse_top_sgmii File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii_strx_gx.v
    Info (12023): Found entity 1: altera_tse_top_sgmii_strx_gx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii_strx_gx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx_converter.v
    Info (12023): Found entity 1: altera_tse_top_tx_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx_converter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_tx_converter.v
    Info (12023): Found entity 1: altera_tse_tx_converter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_tx_converter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x.v
    Info (12023): Found entity 1: altera_tse_top_1000_base_x File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x_strx_gx.v
    Info (12023): Found entity 1: altera_tse_top_1000_base_x_strx_gx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x_strx_gx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v
    Info (12023): Found entity 1: altera_tse_top_pcs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs_strx_gx.v
    Info (12023): Found entity 1: altera_tse_top_pcs_strx_gx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs_strx_gx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx.v
    Info (12023): Found entity 1: altera_tse_top_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx.v
    Info (12023): Found entity 1: altera_tse_top_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_lvds_reset_sequencer.v
    Info (12023): Found entity 1: altera_tse_lvds_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_lvds_reset_sequencer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_lvds_reverse_loopback.v
    Info (12023): Found entity 1: altera_tse_lvds_reverse_loopback File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_lvds_reverse_loopback.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_rx_av.v
    Info (12023): Found entity 1: altera_tse_pma_lvds_rx_av File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_rx_av.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_rx.v
    Info (12023): Found entity 1: altera_tse_pma_lvds_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_rx.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_tx.v
    Info (12023): Found entity 1: altera_tse_pma_lvds_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pma_lvds_tx.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_avalon_arbiter_181/synth/altera_eth_tse_avalon_arbiter.v
    Info (12023): Found entity 1: altera_eth_tse_avalon_arbiter File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_avalon_arbiter_181/synth/altera_eth_tse_avalon_arbiter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_nf_lvds_terminator.v
    Info (12023): Found entity 1: altera_eth_tse_nf_lvds_terminator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_nf_lvds_terminator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_nf_lvds_channel_reset_sequencer.v
    Info (12023): Found entity 1: altera_tse_nf_lvds_channel_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_nf_lvds_channel_reset_sequencer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_nf_lvds_common_reset_sequencer.v
    Info (12023): Found entity 1: altera_tse_nf_lvds_common_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_nf_lvds_common_reset_sequencer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_eth_tse_mac_181/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_mkcsf5q.v
    Info (12023): Found entity 1: system_bd_altera_lvds_181_mkcsf5q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_mkcsf5q.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_mkcsf5q_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_lvds_181_mkcsf5q_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_mkcsf5q_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sv
    Info (12023): Found entity 1: system_bd_altera_lvds_core20_181_y5hozjy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv
    Info (12023): Found entity 1: altera_lvds_core20 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 16
    Info (12023): Found entity 2: reset_synchronizer_active_high File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 944
    Info (12023): Found entity 3: data_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 969
    Info (12023): Found entity 4: parallel_bitslip File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 994
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_lvds_core20_181/synth/altera_lvds_core20_pll.v
    Info (12023): Found entity 1: altera_lvds_core20_pll File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20_pll.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_ha24u6i.v
    Info (12023): Found entity 1: system_bd_altera_lvds_181_ha24u6i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_ha24u6i.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_ha24u6i_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_lvds_181_ha24u6i_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_ha24u6i_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sv
    Info (12023): Found entity 1: system_bd_altera_lvds_core20_181_tfp6o7q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v
    Info (12023): Found entity 1: system_bd_altera_avalon_jtag_uart_181_mus246q_sim_scfifo_w File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 21
    Info (12023): Found entity 2: system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 78
    Info (12023): Found entity 3: system_bd_altera_avalon_jtag_uart_181_mus246q_sim_scfifo_r File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 164
    Info (12023): Found entity 4: system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_r File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 243
    Info (12023): Found entity 5: system_bd_altera_avalon_jtag_uart_181_mus246q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_zy2um7q File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_zy2um7q_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v
    Info (12023): Found entity 1: axi_jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v
    Info (12023): Found entity 1: jesd204_up_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v
    Info (12023): Found entity 1: jesd204_up_rx_lane File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v
    Info (12023): Found entity 1: jesd204_up_ilas_mem File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx.v
    Info (12023): Found entity 1: jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/align_mux.v
    Info (12023): Found entity 1: align_mux File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/align_mux.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/elastic_buffer.v
    Info (12023): Found entity 1: elastic_buffer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/elastic_buffer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v
    Info (12023): Found entity 1: jesd204_ilas_monitor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v
    Info (12023): Found entity 1: jesd204_lane_latency_monitor File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v
    Info (12023): Found entity 1: jesd204_rx_cgs File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v
    Info (12023): Found entity 1: jesd204_rx_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v
    Info (12023): Found entity 1: jesd204_rx_lane File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/pipeline_stage.v
    Info (12023): Found entity 1: pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/pipeline_stage.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_ti5bfii File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_ti5bfii_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_rx File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v
    Info (12023): Found entity 1: jesd204_pattern_align File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v
    Info (12023): Found entity 1: jesd204_8b10b_decoder File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_l7fzjpq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_l7fzjpq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_s7eof2a.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_s7eof2a File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_s7eof2a.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_s7eof2a_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_s7eof2a_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_s7eof2a_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_w5aogcy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy_state_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_w5aogcy_state_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy_state_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy_data_ram.sv
    Info (12023): Found entity 1: system_bd_data_format_adapter_181_w5aogcy_data_ram File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy_data_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq.v
    Info (12023): Found entity 1: system_bd_altera_generic_tristate_controller_181_o6vsvpq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_generic_tristate_controller_181_o6vsvpq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_tristate_controller_aggregator_181/synth/altera_tristate_controller_aggregator.sv
    Info (12023): Found entity 1: altera_tristate_controller_aggregator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_controller_aggregator_181/synth/altera_tristate_controller_aggregator.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_tristate_controller_translator_181/synth/altera_tristate_controller_translator.sv
    Info (12023): Found entity 1: altera_tristate_controller_translator File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_controller_translator_181/synth/altera_tristate_controller_translator.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_w4cagmq.sv
    Info (12023): Found entity 1: system_bd_altera_irq_mapper_181_w4cagmq File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_w4cagmq.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_sysid_qsys_181/synth/system_bd_altera_avalon_sysid_qsys_181_oucvy2i.v
    Info (12023): Found entity 1: system_bd_altera_avalon_sysid_qsys_181_oucvy2i File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_sysid_qsys_181/synth/system_bd_altera_avalon_sysid_qsys_181_oucvy2i.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_uehknzy.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_uehknzy File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_uehknzy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_uehknzy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_uehknzy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_uehknzy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_pnmon.v
    Info (12023): Found entity 1: ad_pnmon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_pnmon.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_datafmt.v
    Info (12023): Found entity 1: ad_datafmt File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_datafmt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_common.v
    Info (12023): Found entity 1: up_adc_common File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_channel.v
    Info (12023): Found entity 1: up_adc_channel File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v
    Info (12023): Found entity 1: ad_xcvr_rx_if File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_pnmon File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_channel File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_core File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_deframer File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_regmap File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/axi_ad9680.v
    Info (12023): Found entity 1: axi_ad9680 File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_top.v
    Info (12023): Found entity 1: system_top File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /git/analogdevice/projects/daq2/common/daq2_spi.v
    Info (12023): Found entity 1: daq2_spi File: C:/Git/AnalogDevice/projects/daq2/common/daq2_spi.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(134): created implicit net for "response_dest_partial" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1049): created implicit net for "src_req_spltr_valid" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1049
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1050): created implicit net for "src_req_spltr_ready" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1050
Warning (10236): Verilog HDL Implicit Net warning at util_dacfifo.v(309): created implicit net for "dac_dunf_bypass_s" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 309
Warning (10037): Verilog HDL or VHDL warning at system_bd_altera_avalon_spi_181_qzmecjq.v(402): conditional expression evaluates to a constant File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_qzmecjq.v Line: 402
Info (12127): Elaborating entity "system_top" for the top level hierarchy
Info (12128): Elaborating entity "daq2_spi" for hierarchy "daq2_spi:i_daq2_spi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 154
Info (12128): Elaborating entity "system_bd" for hierarchy "system_bd:i_system_bd" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 249
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_ghf5ywa" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 742
Info (12128): Elaborating entity "altera_xcvr_fpll_a10" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at altera_xcvr_fpll_a10.sv(521): object "mcgb_rst_input" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 521
Info (12128): Elaborating entity "alt_xcvr_native_avmm_nf" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_native_avmm_nf:altera_xcvr_pll_avmm_nf_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 656
Info (12128): Elaborating entity "alt_xcvr_pll_embedded_debug" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 701
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 73
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 814
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "dps_pulse_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_pulse_ctrl:phase_en_pulse" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 879
Info (12128): Elaborating entity "dps_reset_gen" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_reset_gen:dps_reset_gen_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 890
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 448
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 143
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 489
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 530
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 227
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 273
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 307
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_oucwlmy" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 574
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_hechn7q" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v Line: 980
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_hechn7q" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:g_status_reg_en.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 251
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_hechn7q.sv Line: 639
Info (12128): Elaborating entity "altera_transceiver_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 1359
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 1359
Info (12128): Elaborating entity "altera_a10_xcvr_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19578
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19686
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_hechn7q.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v Line: 992
Info (12128): Elaborating entity "jesd204_soft_pcs_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v Line: 1002
Info (12128): Elaborating entity "jesd204_8b10b_encoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[0].i_enc" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 94
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_oucwlmy.v Line: 1095
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 718
Info (12128): Elaborating entity "alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq:alt_xcvr_atx_pll_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv Line: 428
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq.sv Line: 434
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "a10_xcvr_atx_pll" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv Line: 584
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv Line: 699
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "axi_jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 771
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 170
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 231
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 253
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 284
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "up_cfg_ilas_data" into its bus
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 100
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_event:i_cdc_manual_sync_request" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 110
Info (12128): Elaborating entity "jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 809
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 141
Info (12128): Elaborating entity "jesd204_tx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 178
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|sync_bits:i_cdc_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 105
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 194
Info (12128): Elaborating entity "jesd204_tx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 225
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_scrambler" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 82
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ghf5ywa.v Line: 872
Info (12128): Elaborating entity "util_adcfifo" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 762
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_rst:i_adc_rst_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 108
Info (12128): Elaborating entity "alt_mem_asym" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 211
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_vay5xwy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_tvjdyoy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ck02.tdf
    Info (12023): Found entity 1: altera_syncram_ck02 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_syncram_ck02.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ck02" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d94.tdf
    Info (12023): Found entity 1: altsyncram_6d94 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_6d94.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6d94" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_syncram_ck02.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lda.tdf
    Info (12023): Found entity 1: decode_lda File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/decode_lda.tdf Line: 22
Info (12128): Elaborating entity "decode_lda" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_lda:decode3" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_6d94.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ep9.tdf
    Info (12023): Found entity 1: decode_ep9 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/decode_ep9.tdf Line: 22
Info (12128): Elaborating entity "decode_ep9" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_ep9:rden_decode_b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_6d94.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8bb.tdf
    Info (12023): Found entity 1: mux_8bb File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/mux_8bb.tdf Line: 22
Info (12128): Elaborating entity "mux_8bb" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|mux_8bb:mux4" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_6d94.tdf Line: 48
Info (12128): Elaborating entity "ad_axis_inf_rx" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_axis_inf_rx:i_axis_inf" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 239
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_zy2um7q" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 845
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 452
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 534
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 359
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 393
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_ti5bfii" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 591
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_l7fzjpq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii.v Line: 991
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_l7fzjpq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv Line: 639
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19578
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 5898
Info (12128): Elaborating entity "twentynm_pma_rev_20nm5" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm5:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 18699
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii.v Line: 1003
Info (12128): Elaborating entity "jesd204_soft_pcs_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_ti5bfii.v Line: 1017
Info (12128): Elaborating entity "jesd204_pattern_align" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_pattern_align:gen_lane[0].i_pattern_align" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 116
Info (12128): Elaborating entity "jesd204_8b10b_decoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 142
Info (12128): Elaborating entity "axi_jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 646
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 171
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 225
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 246
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 283
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 107
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 122
Info (12128): Elaborating entity "jesd204_up_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 210
Info (12128): Elaborating entity "jesd204_up_ilas_mem" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 142
Info (12128): Elaborating entity "jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_zy2um7q.v Line: 690
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_input_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 201
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_output_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 216
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 234
Info (12128): Elaborating entity "jesd204_rx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 260
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(114): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 114
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(175): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 175
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 277
Info (12128): Elaborating entity "jesd204_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 326
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 210
Info (12128): Elaborating entity "align_mux" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|align_mux:i_align_mux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 219
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 238
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_descrambler" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 249
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage2" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 264
Info (12128): Elaborating entity "elastic_buffer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 278
Info (12128): Elaborating entity "jesd204_ilas_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_ilas_monitor:i_ilas_monitor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at jesd204_ilas_monitor.v(73): object "frame_length_error" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 73
Info (12128): Elaborating entity "jesd204_rx_cgs" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_rx_cgs:i_cgs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 307
Info (10264): Verilog HDL Case Statement information at jesd204_rx_cgs.v(118): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 118
Info (12128): Elaborating entity "jesd204_lane_latency_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lane_latency_monitor:i_lane_latency_monitor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 358
Info (12128): Elaborating entity "util_dacfifo" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 865
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo.v(110): object "dac_xfer_posedge_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 110
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_b2g:i_dma_waddr_b2g" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 166
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_g2b:i_dac_waddr_g2b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 220
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_mem:i_mem_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 280
Info (12128): Elaborating entity "util_dacfifo_bypass" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo.v Line: 310
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(80): object "dac_mem_rea" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 80
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(182): truncated value with size 7 to match size of target (4) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 182
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(192): truncated value with size 7 to match size of target (4) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 192
Info (12128): Elaborating entity "ad_mem_asym" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_mem_asym:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 121
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_b2g:i_dma_mem_waddr_b2g" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 150
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_g2b:i_dma_mem_raddr_g2b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_bypass.v Line: 178
Info (12128): Elaborating entity "avl_adxcfg" for hierarchy "system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 894
Info (12128): Elaborating entity "axi_ad9144" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1026
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 175
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 151
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 139
Info (12128): Elaborating entity "up_dac_common" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 211
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 410
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 436
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 446
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 474
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 425
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_core" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 191
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_framer" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 97
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_channels_to_frames" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 127
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_frames_to_lanes" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 137
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_pn" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_pn:i_pn_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 109
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 149
Info (12128): Elaborating entity "ad_dds" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 137
Warning (10230): Verilog HDL assignment warning at ad_dds.v(92): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 92
Warning (10230): Verilog HDL assignment warning at ad_dds.v(93): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 93
Info (12128): Elaborating entity "ad_dds_2" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 127
Info (12128): Elaborating entity "ad_dds_1" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 138
Info (12128): Elaborating entity "ad_dds_sine_cordic" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 78
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[12].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[13].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[14].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[15].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_mul" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 103
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_widtha" = "21"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "38"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b4n.v
    Info (12023): Found entity 1: mult_b4n File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/mult_b4n.v Line: 28
Info (12128): Elaborating entity "mult_b4n" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1173
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 306
Info (12128): Elaborating entity "fifo_address_sync" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo_address_sync:i_address_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 209
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 294
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "axi_dmac_reset_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 240
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 272
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 527
Info (12128): Elaborating entity "dmac_response_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream|dmac_response_generator:i_response_generator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 154
Info (12128): Elaborating entity "dmac_src_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 668
Info (12128): Elaborating entity "splitter" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|splitter:i_req_splitter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 128
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 165
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 879
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_src_slice" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 932
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "axi_dmac_resize_src" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_src:i_resize_src" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 383
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "axi_dmac_resize_dest" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 416
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_dest_slice" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 992
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1026
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo|sync_bits:i_waddr_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 77
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1059
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "axi_dmac_response_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1168
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(264): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 264
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(273): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 273
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(275): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 275
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 137
Info (12128): Elaborating entity "axi_ad9680" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1212
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 128
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 133
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 152
Info (12128): Elaborating entity "up_adc_common" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 232
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 406
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 428
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 440
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 449
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 474
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_core" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 159
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_deframer" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 69
Info (12128): Elaborating entity "ad_xcvr_rx_if" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer|ad_xcvr_rx_if:g_xcvr_if[0].i_xcvr_if" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 82
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 91
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 60
Info (12128): Elaborating entity "ad_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon|ad_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 104
Info (12128): Elaborating entity "ad_datafmt" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_datafmt:g_datafmt[0].i_ad_datafmt" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 78
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1359
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 413
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 146
Info (12128): Elaborating entity "dmac_response_handler" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_response_handler:i_response_handler" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 176
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 434
Info (12128): Elaborating entity "dmac_src_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 745
Info (12128): Elaborating entity "dmac_data_mover" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream|dmac_data_mover:i_data_mover" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 133
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_rewind_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 766
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_181_emjtsyi" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1401
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_181/synth/system_bd_altera_nios2_gen2_181_emjtsyi.v Line: 91
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 6655
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 7659
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 61
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 61
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9jj1.tdf
    Info (12023): Found entity 1: altsyncram_9jj1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_9jj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9jj1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_data|altsyncram:the_altsyncram|altsyncram_9jj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 7725
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 129
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 129
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "25"
    Info (12134): Parameter "width_b" = "25"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mej1.tdf
    Info (12023): Found entity 1: altsyncram_mej1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_mej1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mej1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag|altsyncram:the_altsyncram|altsyncram_mej1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 8321
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 198
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 198
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf
    Info (12023): Found entity 1: altsyncram_66j1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_66j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_66j1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht|altsyncram:the_altsyncram|altsyncram_66j1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 9402
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 264
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 264
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chi1.tdf
    Info (12023): Found entity 1: altsyncram_chi1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_chi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_chi1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_a|altsyncram:the_altsyncram|altsyncram_chi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_b_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_b_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_register_bank_b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 9420
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 10005
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "ARRIA10"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_tno2.v
    Info (12023): Found entity 1: altera_mult_add_tno2 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_mult_add_tno2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_tno2" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_mult_add_tno2.v Line: 116
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_mult_add_tno2.v Line: 116
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_mult_add_tno2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Arria 10"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_tno2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 10285
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 396
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 396
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iqi1.tdf
    Info (12023): Found entity 1: altsyncram_iqi1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_iqi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iqi1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag|altsyncram:the_altsyncram|altsyncram_iqi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 10359
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 465
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 465
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vil1.tdf
    Info (12023): Found entity 1: altsyncram_vil1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vil1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vil1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_data|altsyncram:the_altsyncram|altsyncram_vil1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 10471
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 534
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 534
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2j1.tdf
    Info (12023): Found entity 1: altsyncram_o2j1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o2j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o2j1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_victim|altsyncram:the_altsyncram|altsyncram_o2j1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 12805
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 599
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 599
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 599
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "47"
    Info (12134): Parameter "width_b" = "47"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_tlb|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 12933
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3171
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 697
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 697
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 697
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_break" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_break:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_break" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3201
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_xbrk" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_xbrk:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_xbrk" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3224
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dbrk" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dbrk:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dbrk" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3251
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_itrace" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_itrace:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_itrace" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3291
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3306
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_td_mode" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_dtrace|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_td_mode:system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_trc_ctrl_td_mode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 1821
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3321
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_compute_input_tm_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_compute_input_tm_cnt:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_compute_input_tm_cnt" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2134
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_wrptr_inc" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_wrptr_inc:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_wrptr_inc" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2143
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_cnt_inc" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_cnt_inc:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_fifo_cnt_inc" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2152
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_pib" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_pib:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_pib" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3326
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_im" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_im:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_im" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3340
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_avalon_reg" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_avalon_reg:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_avalon_reg" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3359
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3379
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2920
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2744
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2744
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 2744
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bd1.tdf
    Info (12023): Found entity 1: altsyncram_7bd1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_7bd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7bd1" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_ocimem|system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram_module:system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7bd1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3481
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_bd_altera_emif_181_xjayrdi" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1435
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_trc56rq" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi.v Line: 1840
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_trc56rq_top" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sv Line: 3576
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl1_l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl2_l2core_data" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2418
Info (12128): Elaborating entity "altera_emif_arch_nf_pll_extra_clks" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2429
Info (12128): Elaborating entity "altera_emif_arch_nf_oct" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2444
Info (12128): Elaborating entity "altera_emif_arch_nf_core_clks_rsts" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2480
Info (12128): Elaborating entity "altera_emif_arch_nf_bufs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2630
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_unused" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_unused:unused_pin[0].ub" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 241
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_df_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 263
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 371
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_dm.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 903
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_se" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 963
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_df" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 1134
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_trc56rq_io_aux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2667
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles_wrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 2989
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 836
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk_phs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_abphy_mux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 1201
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_seq_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 3023
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_req_regs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 83
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 93
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_rlat_regs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 167
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_success_regs" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 201
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_avl_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 3049
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_sideband_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 3081
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_mmr_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 3093
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_amm_data_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq_top.sv Line: 3317
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (12128): Elaborating entity "system_bd_altera_emif_cal_slave_nf_181_c5oooyy" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_xjayrdi.v Line: 1855
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v Line: 76
Info (12128): Elaborating entity "system_bd_altera_avalon_onchip_memory2_181_76knrqa" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "seq_cal_soft_m20k.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcm1.tdf
    Info (12023): Found entity 1: altsyncram_gcm1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_gcm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gcm1" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_cazrnua" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_mm_interconnect_181_cazrnua:mm_interconnect_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v Line: 114
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_mm_interconnect_181_cazrnua:mm_interconnect_0|altera_merlin_master_translator:ioaux_master_bridge_m0_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua.v Line: 102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_mm_interconnect_181_cazrnua:mm_interconnect_0|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_cazrnua.v Line: 166
Info (12128): Elaborating entity "system_bd_altera_eth_tse_181_3w7teoy" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1489
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 242
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v Line: 541
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v Line: 772
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_control.v Line: 630
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 446
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 509
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 1574
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 1794
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_counter_cntl.v Line: 160
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_counter_cntl.v Line: 920
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_16x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_16x32.v Line: 105
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_16x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hpr1.tdf
    Info (12023): Found entity 1: altsyncram_hpr1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_hpr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hpr1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hpr1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 1821
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_counter_cntl.v Line: 666
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_8x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_8x32.v Line: 105
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_dpram_8x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmr1.tdf
    Info (12023): Found entity 1: altsyncram_hmr1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_hmr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hmr1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hmr1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_register_map.v Line: 1923
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_control.v Line: 672
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v Line: 812
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_mdio.v Line: 105
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_mdio.v Line: 130
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_mdio.v Line: 147
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.v Line: 1267
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 487
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 503
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 516
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 560
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo_10_100_1000.v Line: 820
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v Line: 543
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v Line: 397
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v Line: 468
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_rx.v Line: 2758
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328checker.v Line: 110
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_rx.v Line: 3207
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v Line: 501
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_1geth.v Line: 550
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_tx.v Line: 420
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_mac_tx.v Line: 2332
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_crc328generator.v Line: 104
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v Line: 582
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v Line: 643
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_min_ff.v Line: 294
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_min_ff.v Line: 556
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2o1.tdf
    Info (12023): Found entity 1: altsyncram_i2o1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_i2o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i2o1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i2o1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_1246.v Line: 184
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_rx_min_ff.v Line: 1123
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1o1.tdf
    Info (12023): Found entity 1: altsyncram_o1o1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o1o1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v Line: 121
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v Line: 129
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_34.v Line: 149
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer_bundle.v Line: 55
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_top_w_fifo.v Line: 695
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_min_ff.v Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4sn1.tdf
    Info (12023): Found entity 1: altsyncram_4sn1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4sn1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_min_ff.v Line: 680
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2o1.tdf
    Info (12023): Found entity 1: altsyncram_s2o1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_s2o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s2o1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_s2o1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_tx_min_ff.v Line: 701
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_13.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_altsyncram_dpm_fifo.v Line: 94
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iun1.tdf
    Info (12023): Found entity 1: altsyncram_iun1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_iun1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iun1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_iun1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_mac_181/synth/altera_tse_a_fifo_13.v Line: 146
Info (12128): Elaborating entity "altera_eth_tse_avalon_arbiter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_avalon_arbiter:avalon_arbiter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 545
Info (12128): Elaborating entity "altera_eth_tse_pcs_pma_nf_lvds" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 610
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.v Line: 155
Info (12128): Elaborating entity "altera_tse_top_1000_base_x" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.v Line: 231
Info (12128): Elaborating entity "altera_tse_sgmii_clk_enable" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x.v Line: 319
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sgmii_clk_enable.v Line: 66
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer_bundle.v Line: 55
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_top_sgmii" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x.v Line: 402
Info (12128): Elaborating entity "altera_tse_top_pcs" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v Line: 223
Info (12128): Elaborating entity "altera_tse_top_autoneg" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v Line: 167
Info (12128): Elaborating entity "altera_tse_false_path_marker" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_tse_false_path_marker:U_FALSE_PATH_MAX_LINK_TIMER" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_autoneg.v Line: 217
Info (12128): Elaborating entity "altera_tse_false_path_marker" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_tse_false_path_marker:U_FALSE_PATH_AN_ABILITY_IN" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_autoneg.v Line: 225
Info (12128): Elaborating entity "altera_tse_top_rx" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v Line: 190
Info (12128): Elaborating entity "altera_tse_dec10b8b" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx.v Line: 180
Info (12128): Elaborating entity "altera_tse_align_sync" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec10b8b.v Line: 121
Info (12128): Elaborating entity "altera_tse_dec_func" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec10b8b.v Line: 135
Info (12128): Elaborating entity "altera_tse_rx_encapsulation" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx.v Line: 205
Info (12128): Elaborating entity "altera_tse_rx_sync" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx.v Line: 221
Info (12128): Elaborating entity "altera_tse_top_tx" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v Line: 212
Info (12128): Elaborating entity "altera_tse_tx_encapsulation" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx.v Line: 150
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_tx_encapsulation.v Line: 135
Info (12128): Elaborating entity "altera_tse_enc8b10b" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx.v Line: 163
Info (12128): Elaborating entity "altera_tse_carrier_sense" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_carrier_sense:U_SENSE" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_pcs.v Line: 224
Info (12128): Elaborating entity "altera_tse_top_rx_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v Line: 248
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_clock_crosser:wa_boundary_clock_crosser" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 202
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_clock_crosser:wa_boundary_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_clock_crosser.v Line: 104
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_clock_crosser:wa_boundary_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_rx_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 330
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 525
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnl1.tdf
    Info (12023): Found entity 1: altsyncram_fnl1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_fnl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fnl1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_fnl1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 142
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 157
Info (12128): Elaborating entity "altera_tse_rx_fifo_rd" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_fifo_rd:U_FFRD" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 557
Info (12128): Elaborating entity "altera_tse_mii_tx_if_pcs" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_mii_tx_if_pcs:U_RXMII" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 575
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WREN_OFFSET" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 728
Info (12128): Elaborating entity "tse_1588_ppm_counter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|tse_1588_ppm_counter:ppm_cntr_1588" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 829
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|tse_1588_ppm_counter:ppm_cntr_1588|altera_eth_tse_std_synchronizer_bundle:counter_run_transfer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 1173
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|tse_1588_ppm_counter:ppm_cntr_1588|altera_tse_clock_crosser:cntr_b_clock_crosser" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_rx_converter.v Line: 1187
Info (12128): Elaborating entity "altera_tse_top_tx_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v Line: 276
Info (12128): Elaborating entity "altera_tse_mii_rx_if_pcs" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_mii_rx_if_pcs:U_MII_IF" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx_converter.v Line: 286
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx_converter.v Line: 475
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_sdpm_altsyncram.v Line: 93
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hnl1.tdf
    Info (12023): Found entity 1: altsyncram_hnl1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_hnl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hnl1" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_hnl1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 142
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_a_fifo_24.v Line: 157
Info (12128): Elaborating entity "altera_tse_tx_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_tx_converter.v Line: 535
Info (12128): Elaborating entity "altera_tse_colision_detect" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_colision_detect:U_COL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_sgmii.v Line: 305
Info (12128): Elaborating entity "altera_tse_pcs_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_top_1000_base_x.v Line: 524
Info (12128): Elaborating entity "altera_tse_mdio_reg" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_control.v Line: 169
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_mdio_reg.v Line: 779
Info (12128): Elaborating entity "altera_tse_pcs_host_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_pcs_control.v Line: 193
Info (12128): Elaborating entity "system_bd_altera_lvds_181_ha24u6i" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 622
Info (12128): Elaborating entity "system_bd_altera_lvds_core20_181_tfp6o7q" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_ha24u6i.v Line: 190
Info (12128): Elaborating entity "altera_lvds_core20" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sv Line: 343
Info (12128): Elaborating entity "altera_lvds_core20_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 393
Info (12128): Elaborating entity "iopll_bootstrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|iopll_bootstrap:iopll_bootstrap_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20_pll.v Line: 295
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|iopll_bootstrap:iopll_bootstrap_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20_pll.v Line: 295
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|iopll_bootstrap:iopll_bootstrap_inst" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20_pll.v Line: 295
    Info (12134): Parameter "PLL_CTR_RESYNC" = "0"
Info (12128): Elaborating entity "reset_synchronizer_active_high" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 427
Info (12128): Elaborating entity "system_bd_altera_lvds_181_mkcsf5q" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 630
Info (12128): Elaborating entity "system_bd_altera_lvds_core20_181_y5hozjy" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_181/synth/system_bd_altera_lvds_181_mkcsf5q.v Line: 186
Info (12128): Elaborating entity "altera_lvds_core20" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sv Line: 343
Info (12128): Elaborating entity "altera_eth_tse_nf_lvds_terminator" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_181/synth/system_bd_altera_eth_tse_181_3w7teoy.v Line: 748
Info (12128): Elaborating entity "altera_tse_nf_lvds_channel_reset_sequencer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0|altera_tse_nf_lvds_channel_reset_sequencer:the_altera_tse_lvds_channel_reset_sequencer_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_nf_lvds_terminator.v Line: 206
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0|altera_tse_nf_lvds_channel_reset_sequencer:the_altera_tse_lvds_channel_reset_sequencer_0|altera_eth_tse_std_synchronizer:dpa_locked_std_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_tse_nf_lvds_channel_reset_sequencer.v Line: 53
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0|altera_tse_nf_lvds_channel_reset_sequencer:the_altera_tse_lvds_channel_reset_sequencer_0|altera_eth_tse_std_synchronizer:dpa_locked_std_sync|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0|altera_tse_reset_synchronizer:reset_sync" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_nf_lvds_terminator.v Line: 431
Info (12128): Elaborating entity "altera_tse_nf_lvds_common_reset_sequencer" for hierarchy "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_nf_lvds_terminator:i_lvdsio_terminator_0|altera_tse_nf_lvds_common_reset_sequencer:the_altera_tse_lvds_common_reset_sequencer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_nf_lvds_terminator_181/synth/altera_eth_tse_nf_lvds_terminator.v Line: 442
Info (12128): Elaborating entity "system_bd_altera_msgdma_181_zsqwlma" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1523
Info (12128): Elaborating entity "dispatcher" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma.v Line: 95
Info (12128): Elaborating entity "descriptor_buffers" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 306
Info (12128): Elaborating entity "write_signal_breakout" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/descriptor_buffers.v Line: 251
Info (12128): Elaborating entity "read_signal_breakout" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/descriptor_buffers.v Line: 277
Info (12128): Elaborating entity "fifo_with_byteenables" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/descriptor_buffers.v Line: 296
Info (10264): Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v Line: 136
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v Line: 136
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/fifo_with_byteenables.v Line: 136
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_b" = "256"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "32"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1j1.tdf
    Info (12023): Found entity 1: altsyncram_k1j1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k1j1" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "csr_block" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 351
Info (12128): Elaborating entity "response_block" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 379
Info (12128): Elaborating entity "scfifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/response_block.v Line: 149
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/response_block.v Line: 149
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/response_block.v Line: 149
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j571.tdf
    Info (12023): Found entity 1: scfifo_j571 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_j571.tdf Line: 24
Info (12128): Elaborating entity "scfifo_j571" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6t61.tdf
    Info (12023): Found entity 1: a_dpfifo_6t61 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_6t61" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_j571.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf
    Info (12023): Found entity 1: altsyncram_4in1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4in1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4in1" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|altsyncram_4in1:FIFOram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf
    Info (12023): Found entity 1: cmpr_te8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cmpr_te8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|cmpr_te8:almost_full_comparer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 55
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|cmpr_te8:three_comparison" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39b.tdf
    Info (12023): Found entity 1: cntr_39b File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_39b.tdf Line: 25
Info (12128): Elaborating entity "cntr_39b" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|cntr_39b:rd_ptr_msb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_na7.tdf
    Info (12023): Found entity 1: cntr_na7 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_na7.tdf Line: 25
Info (12128): Elaborating entity "cntr_na7" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|cntr_na7:usedw_counter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bab.tdf
    Info (12023): Found entity 1: cntr_bab File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_bab.tdf Line: 25
Info (12128): Elaborating entity "cntr_bab" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_j571:auto_generated|a_dpfifo_6t61:dpfifo|cntr_bab:wr_ptr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_6t61.tdf Line: 59
Info (12128): Elaborating entity "write_master" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_zsqwlma.v Line: 144
Info (10264): Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 757
Info (12128): Elaborating entity "scfifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 588
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 588
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 588
    Info (12134): Parameter "lpm_width" = "75"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7371.tdf
    Info (12023): Found entity 1: scfifo_7371 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_7371.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7371" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qq61.tdf
    Info (12023): Found entity 1: a_dpfifo_qq61 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_qq61" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_7371.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdn1.tdf
    Info (12023): Found entity 1: altsyncram_cdn1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_cdn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cdn1" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|altsyncram_cdn1:FIFOram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kd8.tdf
    Info (12023): Found entity 1: cmpr_kd8 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cmpr_kd8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_kd8" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|cmpr_kd8:almost_full_comparer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 55
Info (12128): Elaborating entity "cmpr_kd8" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|cmpr_kd8:three_comparison" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19b.tdf
    Info (12023): Found entity 1: cntr_19b File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_19b.tdf Line: 25
Info (12128): Elaborating entity "cntr_19b" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|cntr_19b:rd_ptr_msb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e97.tdf
    Info (12023): Found entity 1: cntr_e97 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_e97.tdf Line: 25
Info (12128): Elaborating entity "cntr_e97" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|cntr_e97:usedw_counter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29b.tdf
    Info (12023): Found entity 1: cntr_29b File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_29b.tdf Line: 25
Info (12128): Elaborating entity "cntr_29b" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|cntr_29b:wr_ptr" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_qq61.tdf Line: 59
Info (12128): Elaborating entity "ST_to_MM_Adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 616
Info (12128): Elaborating entity "byte_enable_generator" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 633
Info (12128): Elaborating entity "sixty_four_bit_byteenable_FSM" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 119
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 693
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/byte_enable_generator.v Line: 797
Info (12128): Elaborating entity "write_burst_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_master.v Line: 664
Info (10264): Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_write_master_181/synth/write_burst_control.v Line: 268
Info (12128): Elaborating entity "system_bd_altera_msgdma_181_b637xva" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1553
Info (12128): Elaborating entity "dispatcher" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva.v Line: 91
Info (12128): Elaborating entity "descriptor_buffers" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 306
Info (12128): Elaborating entity "response_block" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/modular_sgdma_dispatcher_181/synth/dispatcher.v Line: 379
Info (12128): Elaborating entity "read_master" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_msgdma_181/synth/system_bd_altera_msgdma_181_b637xva.v Line: 143
Info (10264): Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 719
Info (12128): Elaborating entity "MM_to_ST_Adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 548
Info (12128): Elaborating entity "scfifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 572
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 572
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 572
    Info (12134): Parameter "lpm_width" = "78"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a371.tdf
    Info (12023): Found entity 1: scfifo_a371 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_a371.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a371" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq61.tdf
    Info (12023): Found entity 1: a_dpfifo_tq61 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_tq61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_tq61" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_a371.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_idn1.tdf
    Info (12023): Found entity 1: altsyncram_idn1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_idn1" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_tq61.tdf Line: 46
Info (12128): Elaborating entity "read_burst_control" for hierarchy "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|read_burst_control:the_read_burst_control" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/dma_read_master_181/synth/read_master.v Line: 592
Info (12128): Elaborating entity "system_bd_altera_generic_tristate_controller_181_o6vsvpq" for hierarchy "system_bd:i_system_bd|system_bd_altera_generic_tristate_controller_181_o6vsvpq:sys_flash" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1614
Info (12128): Elaborating entity "altera_tristate_controller_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_generic_tristate_controller_181_o6vsvpq:sys_flash|altera_tristate_controller_translator:tdt" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq.v Line: 451
Warning (10230): Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_controller_translator_181/synth/altera_tristate_controller_translator.sv Line: 127
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_generic_tristate_controller_181_o6vsvpq:sys_flash|altera_merlin_slave_translator:slave_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq.v Line: 515
Info (12128): Elaborating entity "altera_tristate_controller_aggregator" for hierarchy "system_bd:i_system_bd|system_bd_altera_generic_tristate_controller_181_o6vsvpq:sys_flash|altera_tristate_controller_aggregator:tda" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_generic_tristate_controller_181/synth/system_bd_altera_generic_tristate_controller_181_o6vsvpq.v Line: 571
Info (12128): Elaborating entity "system_bd_altera_tristate_conduit_bridge_181_naoupdy" for hierarchy "system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1633
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_sesqgfy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_sesqgfy:sys_gpio_bd" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1646
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_wvvmw7a" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_wvvmw7a:sys_gpio_in" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1658
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_o6mwuyy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_o6mwuyy:sys_gpio_out" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1669
Info (12128): Elaborating entity "system_bd_altera_avalon_sysid_qsys_181_oucvy2i" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_sysid_qsys_181_oucvy2i:sys_id" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1676
Info (12128): Elaborating entity "system_bd_altera_avalon_onchip_memory2_181_g7nsrqq" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1690
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v Line: 66
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v Line: 66
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40960"
    Info (12134): Parameter "numwords_a" = "40960"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1dj1.tdf
    Info (12023): Found entity 1: altsyncram_1dj1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1dj1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_1dj1" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram|altsyncram_1dj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_kda.tdf
    Info (12023): Found entity 1: decode_kda File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/decode_kda.tdf Line: 22
Info (12128): Elaborating entity "decode_kda" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram|altsyncram_1dj1:auto_generated|decode_kda:decode3" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1dj1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_h9b.tdf
    Info (12023): Found entity 1: mux_h9b File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/mux_h9b.tdf Line: 22
Info (12128): Elaborating entity "mux_h9b" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_g7nsrqq:sys_int_mem|altsyncram:the_altsyncram|altsyncram_1dj1:auto_generated|mux_h9b:mux2" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1dj1.tdf Line: 44
Info (12128): Elaborating entity "system_bd_altera_avalon_spi_181_qzmecjq" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1706
Info (12128): Elaborating entity "system_bd_altera_avalon_timer_181_ugdfxjy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_timer_181_ugdfxjy:sys_timer_1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1717
Info (12128): Elaborating entity "system_bd_altera_avalon_onchip_memory2_181_ekbyzqi" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_ekbyzqi:sys_tlb_mem" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1752
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_ekbyzqi:sys_tlb_mem|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v Line: 101
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_ekbyzqi:sys_tlb_mem|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v Line: 101
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_ekbyzqi:sys_tlb_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "system_bd_sys_tlb_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40960"
    Info (12134): Parameter "numwords_a" = "40960"
    Info (12134): Parameter "numwords_b" = "40960"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cd92.tdf
    Info (12023): Found entity 1: altsyncram_cd92 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_cd92.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_cd92" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_onchip_memory2_181_ekbyzqi:sys_tlb_mem|altsyncram:the_altsyncram|altsyncram_cd92:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_avalon_jtag_uart_181_mus246q" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1765
Info (12128): Elaborating entity "system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 139
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 139
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gq81.tdf
    Info (12023): Found entity 1: scfifo_gq81 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_gq81.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gq81" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_iv61.tdf
    Info (12023): Found entity 1: a_dpfifo_iv61 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_iv61.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_iv61" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated|a_dpfifo_iv61:dpfifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/scfifo_gq81.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated|a_dpfifo_iv61:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_iv61.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c97.tdf
    Info (12023): Found entity 1: cntr_c97 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_c97.tdf Line: 25
Info (12128): Elaborating entity "cntr_c97" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated|a_dpfifo_iv61:dpfifo|a_fefifo_7cf:fifo_state|cntr_c97:count_usedw" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_khu1.tdf
    Info (12023): Found entity 1: altsyncram_khu1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_khu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_khu1" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated|a_dpfifo_iv61:dpfifo|altsyncram_khu1:FIFOram" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_iv61.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09b.tdf
    Info (12023): Found entity 1: cntr_09b File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/cntr_09b.tdf Line: 25
Info (12128): Elaborating entity "cntr_09b" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_w|scfifo:wfifo|scfifo_gq81:auto_generated|a_dpfifo_iv61:dpfifo|cntr_09b:rd_ptr_count" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/a_dpfifo_iv61.tdf Line: 44
Info (12128): Elaborating entity "system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_r" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_r:the_system_bd_altera_avalon_jtag_uart_181_mus246q_scfifo_r" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 569
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 569
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_jtag_uart_181/synth/system_bd_altera_avalon_jtag_uart_181_mus246q.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "util_upack" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1807
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(148): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(210): truncated value with size 576 to match size of target (512) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 210
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(78): object "dac_samples_i_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(79): object "dac_samples_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(80): object "dac_data_d2_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(81): object "dac_data_i_d2_0_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(82): object "dac_data_i_d2_1_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 82
Info (12128): Elaborating entity "util_upack_dmx" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[0].i_dmx" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack.v Line: 204
Info (10264): Verilog HDL Case Statement information at util_upack_dmx.v(504): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 504
Info (12128): Elaborating entity "util_cpack" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 1842
Info (12128): Elaborating entity "util_cpack_mux" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack.v Line: 198
Info (10264): Verilog HDL Case Statement information at util_cpack_mux.v(153): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 153
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(107): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 107
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(109): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 109
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(136): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 136
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(138): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 138
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(140): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 140
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(142): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 142
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(144): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 144
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(146): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 146
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(148): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(150): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 150
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(66): object "adc_samples_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(67): object "adc_data_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(70): object "adc_data_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 70
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_o6tjsqa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2275
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_translator:sys_cpu_data_master_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4532
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_translator:sys_cpu_instruction_master_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4592
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_translator:sys_ethernet_dma_tx_mm_read_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4652
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_translator:sys_ethernet_dma_rx_mm_write_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4712
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_uart_avalon_jtag_slave_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4776
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_ethernet_control_port_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4840
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4904
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_ethernet_dma_rx_csr_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 4968
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_ddr3_cntrl_ctrl_amm_0_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 5096
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_cpu_debug_mem_slave_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 5160
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_ethernet_dma_rx_descriptor_slave_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 5224
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:ad9144_jesd204_lane_pll_reconfig_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 5352
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_ethernet_dma_rx_response_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6056
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_int_mem_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6120
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_1_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6184
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_gpio_bd_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6312
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_spi_spi_control_port_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6504
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_translator:sys_flash_uas_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6568
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_agent:sys_cpu_data_master_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6649
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_agent:sys_cpu_instruction_master_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6730
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6858
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_master_ni:axi_ad9144_dma_m_src_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 6986
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_agent:sys_ethernet_dma_tx_mm_read_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 7067
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_master_agent:sys_ethernet_dma_rx_mm_write_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 7148
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 7248
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 7448
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 7748
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_uart_avalon_jtag_slave_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8032
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8073
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_uart_avalon_jtag_slave_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8114
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8862
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8903
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 8944
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ethernet_dma_rx_descriptor_slave_agent" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 9194
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ethernet_dma_rx_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 9235
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 9276
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_flash_uas_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12721
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_flash_uas_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12762
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_zn255xi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_zn255xi:router" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12778
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_zn255xi_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_zn255xi:router|system_bd_altera_merlin_router_181_zn255xi_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zn255xi.sv Line: 230
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_jlajz7i" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_jlajz7i:router_001" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12794
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_jlajz7i_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_jlajz7i:router_001|system_bd_altera_merlin_router_181_jlajz7i_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_jlajz7i.sv Line: 182
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_hy55ybi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_hy55ybi:router_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12810
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_hy55ybi_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_hy55ybi:router_002|system_bd_altera_merlin_router_181_hy55ybi_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_hy55ybi.sv Line: 174
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ud7dcxq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ud7dcxq:router_006" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12874
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ud7dcxq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ud7dcxq:router_006|system_bd_altera_merlin_router_181_ud7dcxq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ud7dcxq.sv Line: 174
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_2fdjoey" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_2fdjoey:router_008" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 12906
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_2fdjoey_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_2fdjoey:router_008|system_bd_altera_merlin_router_181_2fdjoey_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2fdjoey.sv Line: 173
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_2sfvzsi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_2sfvzsi:router_029" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13242
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_2sfvzsi_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_2sfvzsi:router_029|system_bd_altera_merlin_router_181_2sfvzsi_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_2sfvzsi.sv Line: 180
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ifjucri" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ifjucri:router_030" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13258
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ifjucri_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ifjucri:router_030|system_bd_altera_merlin_router_181_ifjucri_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ifjucri.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ojgycvi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ojgycvi:router_031" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13274
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_ojgycvi_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_router_181_ojgycvi:router_031|system_bd_altera_merlin_router_181_ojgycvi_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_ojgycvi.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_traffic_limiter:sys_cpu_data_master_limiter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13660
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_traffic_limiter:sys_cpu_instruction_master_limiter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13710
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13760
Info (12128): Elaborating entity "altera_merlin_burst_adapter_new" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 237
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 344
Info (12128): Elaborating entity "altera_wrap_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_wrap_burst_converter:converters_selection.incr_slave_converter_sel.wrap_incr_slave_conveter_sel.the_converter_for_avalon_wrap_slave" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 1700
Info (12128): Elaborating entity "altera_incr_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_incr_burst_converter:converters_selection.incr_slave_converter_sel.wrap_incr_slave_conveter_sel.the_converter_for_avalon_incr_slave" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 1730
Info (12128): Elaborating entity "altera_default_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ddr3_cntrl_ctrl_amm_0_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:converters_selection.incr_slave_converter_sel.wrap_incr_slave_conveter_sel.the_default_burst_converter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 1760
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ethernet_dma_rx_descriptor_slave_burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 13810
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_burst_adapter:sys_ethernet_dma_rx_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_5nwlmuy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_5nwlmuy:cmd_demux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14141
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_ehr42rq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_ehr42rq:cmd_demux_001" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14176
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_iovyooq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_iovyooq:cmd_demux_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14193
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_fk5hakq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_fk5hakq:cmd_demux_006" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14261
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_47fgbri" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_47fgbri:cmd_mux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14295
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_cmuyv5y" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cmuyv5y:cmd_mux_021" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cmuyv5y:cmd_mux_021|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cmuyv5y.sv Line: 371
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cmuyv5y:cmd_mux_021|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_3l6vajq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_3l6vajq:cmd_mux_022" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14717
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_3l6vajq:cmd_mux_022|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_3l6vajq.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_3l6vajq:cmd_mux_022|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_imbpwqq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_imbpwqq:cmd_mux_023" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 14734
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_pdke4ry" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_pdke4ry:rsp_demux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 15120
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_jkqvu3i" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_jkqvu3i:rsp_demux_021" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 15519
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_35yalzy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_35yalzy:rsp_demux_022" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 15542
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_wvauzsi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_demultiplexer_181_wvauzsi:rsp_demux_023" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 15559
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_y55ibki" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_y55ibki:rsp_mux" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16209
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_y55ibki:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_y55ibki.sv Line: 998
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_y55ibki:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_cidgwia" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cidgwia:rsp_mux_001" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16244
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cidgwia:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_cidgwia.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_cidgwia:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_5h2wizi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_5h2wizi:rsp_mux_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16261
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_4tfi4ky" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_merlin_multiplexer_181_4tfi4ky:rsp_mux_006" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16329
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16412
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16478
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16676
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 16940
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17072
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17204
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17468
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17600
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17700
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 17779
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_dc_fifo_181/synth/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 18038
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_006" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 18117
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 18297
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 18373
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 18559
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 19799
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_043" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 19830
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_046" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 19923
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_046|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_047" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 19954
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_047|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_104" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 24511
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_104|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_108" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 24635
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_108|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_25xtenq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_25xtenq:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 25160
Info (12128): Elaborating entity "system_bd_error_adapter_181_6bjmpii" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_25xtenq:avalon_st_adapter|system_bd_error_adapter_181_6bjmpii:error_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_25xtenq.v Line: 200
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_hmqkkwi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_hmqkkwi:avalon_st_adapter_005" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 25305
Info (12128): Elaborating entity "system_bd_error_adapter_181_zbwitoq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_hmqkkwi:avalon_st_adapter_005|system_bd_error_adapter_181_zbwitoq:error_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_hmqkkwi.v Line: 200
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_e7v4oka" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_e7v4oka:avalon_st_adapter_007" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_o6tjsqa.v Line: 25363
Info (12128): Elaborating entity "system_bd_error_adapter_181_tmmt7mq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|system_bd_altera_avalon_st_adapter_181_e7v4oka:avalon_st_adapter_007|system_bd_error_adapter_181_tmmt7mq:error_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_e7v4oka.v Line: 200
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_boiywzi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_boiywzi:mm_interconnect_9" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2295
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_boiywzi:mm_interconnect_9|altera_merlin_master_translator:sys_cpu_tightly_coupled_data_master_0_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi.v Line: 100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_boiywzi:mm_interconnect_9|altera_merlin_slave_translator:sys_tlb_mem_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_boiywzi.v Line: 164
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_uehknzy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_uehknzy:mm_interconnect_10" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2312
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_uehknzy:mm_interconnect_10|altera_merlin_master_translator:sys_cpu_tightly_coupled_instruction_master_0_translator" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_uehknzy.v Line: 97
Info (12128): Elaborating entity "system_bd_altera_irq_mapper_181_w4cagmq" for hierarchy "system_bd:i_system_bd|system_bd_altera_irq_mapper_181_w4cagmq:irq_mapper" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2330
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_pkulkta" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_pkulkta:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2357
Info (12128): Elaborating entity "system_bd_timing_adapter_181_4ceyadi" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_pkulkta:avalon_st_adapter|system_bd_timing_adapter_181_4ceyadi:timing_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_pkulkta.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at system_bd_timing_adapter_181_4ceyadi.sv(82): object "in_ready" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 82
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_qpygkyi" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2393
Info (12128): Elaborating entity "system_bd_data_format_adapter_181_3mviboq" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_data_format_adapter_181_3mviboq:data_format_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(95): object "state_read_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(146): object "mem_readdata4" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 146
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(151): object "mem_readdata5" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 151
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(156): object "mem_readdata6" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 156
Warning (10858): Verilog HDL warning at system_bd_data_format_adapter_181_3mviboq.sv(163): object state_waitrequest used but never assigned File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 163
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(164): object "state_waitrequest_d1" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 164
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_3mviboq.sv(167): object "out_channel" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 167
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(356): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 356
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(380): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 380
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(407): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 407
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(430): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 430
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(457): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 457
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(480): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 480
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(507): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 507
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_3mviboq.sv(530): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_3mviboq.sv Line: 530
Info (12128): Elaborating entity "system_bd_timing_adapter_181_3cdoppq" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_timing_adapter_181_3cdoppq:timing_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_qpygkyi.v Line: 241
Info (12128): Elaborating entity "system_bd_timing_adapter_181_3cdoppq_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_timing_adapter_181_3cdoppq:timing_adapter_0|system_bd_timing_adapter_181_3cdoppq_fifo:system_bd_timing_adapter_181_3cdoppq_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_3cdoppq.sv Line: 117
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_s7eof2a" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2429
Info (12128): Elaborating entity "system_bd_data_format_adapter_181_w5aogcy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_s7eof2a.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(95): object "state_read_addr" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(99): object "state_d1" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 99
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(101): object "in_ready_d1" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 101
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(124): object "b_startofpacket_wire" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 124
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(130): object "mem_readdata0" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 130
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(135): object "mem_readdata1" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 135
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(140): object "mem_readdata2" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 140
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(145): object "mem_readdata3" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 145
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(150): object "mem_readdata4" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 150
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(155): object "mem_readdata5" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(160): object "mem_readdata6" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 160
Warning (10858): Verilog HDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(167): object state_waitrequest used but never assigned File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 167
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(168): object "state_waitrequest_d1" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 168
Warning (10036): Verilog HDL or VHDL warning at system_bd_data_format_adapter_181_w5aogcy.sv(171): object "out_channel" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 171
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(348): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 348
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(368): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 368
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(387): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 387
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(407): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 407
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(426): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 426
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(446): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 446
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(465): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 465
Warning (10230): Verilog HDL assignment warning at system_bd_data_format_adapter_181_w5aogcy.sv(485): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/data_format_adapter_181/synth/system_bd_data_format_adapter_181_w5aogcy.sv Line: 485
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2492
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller_001" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2555
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller_004" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/synth/system_bd.v Line: 2744
Warning (12020): Port "jdo" on the entity instantiation of "the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.v Line: 3291
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.07.15.12:33:18 Progress: Loading sld99788ed7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: "Transforming system: alt_sld_fab"
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.000s
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.000s
Info (11172): Presplit: Running transform generation_view_transform
Info (11172): Presplit: Running transform generation_view_transform took 0.000s
Info (11172): Splitter: Running transform generation_view_transform
Info (11172): Splitter: Running transform generation_view_transform took 0.000s
Info (11172): Jtagpins: Running transform generation_view_transform
Info (11172): Jtagpins: Running transform generation_view_transform took 0.000s
Info (11172): Sldfabric: Running transform generation_view_transform
Info (11172): Sldfabric: Running transform generation_view_transform took 0.000s
Info (11172): Ident: Running transform generation_view_transform
Info (11172): Ident: Running transform generation_view_transform took 0.000s
Info (11172): A10xcvrfabric: Running transform generation_view_transform
Info (11172): A10xcvrfabric: Running transform generation_view_transform took 0.000s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.051s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.007s
Info (11172): Alt_sld_fab: "Naming system components in system: alt_sld_fab"
Info (11172): Alt_sld_fab: "Processing generation queue"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_alt_sld_fab_181_ss6a2vq"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_super_splitter_181_v2qgfvq"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_sld_splitter_181_hdtscuq"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 7 modules, 11 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_ss6a2vq.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_181_ss6a2vq File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_ss6a2vq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld99788ed7/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_ss6a2vq_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_181_ss6a2vq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_ss6a2vq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v
    Info (12023): Found entity 1: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv
    Info (12023): Found entity 1: altera_xcvr_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_connection_identification_hub_181/synth/alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_connection_identification_hub_181/synth/alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a.sv Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_sld_jtag_hub_181/synth/alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq.vhd
    Info (12022): Found design unit 1: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq-rtl File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_sld_jtag_hub_181/synth/alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_sld_jtag_hub_181/synth/alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_hdtscuq.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_sld_splitter_181_hdtscuq File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_hdtscuq.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_v2qgfvq.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_super_splitter_181_v2qgfvq File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_v2qgfvq.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99788ed7/synth/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/synth/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld99788ed7/synth/alt_sld_fab_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/synth/alt_sld_fab_cfg.v Line: 1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[69]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[70]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[71]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[72]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[73]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[74]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[75]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_a371:auto_generated|a_dpfifo_tq61:dpfifo|altsyncram_idn1:FIFOram|q_b[76]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_idn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[0]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 38
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[1]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 73
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[2]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[3]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[4]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[5]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[6]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[7]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[8]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[9]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[10]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[11]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[12]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[13]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[14]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[15]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[16]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[17]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[18]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[19]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[20]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[21]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[22]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[23]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[24]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[25]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[26]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[27]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[28]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[29]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[30]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[31]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[32]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[33]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[34]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[35]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[36]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[37]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[38]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1368
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[39]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[40]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1438
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[41]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[42]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[43]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[44]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[45]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[46]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[47]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[48]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[49]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[50]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[51]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[52]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[53]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[54]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[55]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[56]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1998
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[57]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2033
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[58]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2068
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[59]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2103
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[60]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2138
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[61]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2173
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[62]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2208
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[63]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2243
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[64]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2278
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[65]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2313
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[66]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2348
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[67]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2383
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[68]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2418
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[69]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2453
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[70]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2488
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[71]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2523
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[72]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2558
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[73]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2593
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[74]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2628
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[75]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2663
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[76]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2698
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[77]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2733
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[78]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2768
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[79]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2803
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[80]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2838
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[81]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2873
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[82]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2908
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[83]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2943
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[84]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2978
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[85]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3013
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[86]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3048
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[87]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3083
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[88]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3118
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[89]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3153
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[90]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3188
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[91]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3223
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[92]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3258
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[93]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3293
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[94]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3328
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[95]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3363
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[96]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3398
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[97]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3433
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[98]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3468
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[99]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3503
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[100]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3538
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[101]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3573
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[102]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3608
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[103]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3643
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[104]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3678
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[105]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3713
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[106]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3748
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[107]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3783
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[108]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3818
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[109]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3853
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[110]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3888
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[111]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3923
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[112]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3958
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[113]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3993
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[114]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4028
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[115]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4063
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[116]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[117]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4133
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[118]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4168
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[119]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4203
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[120]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4238
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[121]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4273
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[122]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4308
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[123]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4343
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[124]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4378
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[125]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4413
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[126]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4448
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[127]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4483
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[128]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4518
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[129]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4553
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[130]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4588
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[131]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4623
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[132]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4658
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[133]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4693
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[134]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4728
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[135]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4763
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[136]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4798
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[137]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4833
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[138]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4868
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[139]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4903
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[140]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4938
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[141]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4973
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[142]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5008
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[143]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5043
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[144]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5078
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[145]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5113
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[146]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5148
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[147]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5183
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[148]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5218
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[149]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5253
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[150]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5288
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[151]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5323
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[152]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5358
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[153]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5393
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[154]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5428
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[155]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5463
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[156]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5498
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[157]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5533
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[158]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5568
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[159]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5603
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[160]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5638
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[161]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5673
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[162]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5708
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[163]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5743
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[164]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5778
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[165]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5813
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[166]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5848
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[167]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5883
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[168]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5918
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[169]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5953
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[170]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5988
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[171]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6023
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[172]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6058
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[173]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6093
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[174]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[175]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6163
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[176]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6198
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[177]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6233
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[178]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6268
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[179]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6303
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[180]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6338
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[181]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6373
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[182]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6408
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[183]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6443
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[184]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6478
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[185]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6513
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[186]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6548
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[187]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6583
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[188]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6618
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[189]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6653
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[190]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6688
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[191]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6723
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[192]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6758
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[193]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6793
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[194]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6828
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[195]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6863
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[196]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6898
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[197]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6933
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[198]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6968
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[199]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7003
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[200]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7038
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[201]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7073
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[202]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[203]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[204]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[205]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[206]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[207]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[208]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[209]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[210]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[211]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[212]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[213]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[214]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[215]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[216]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[217]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[218]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[219]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[220]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[221]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[222]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[223]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[224]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[225]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[226]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[227]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[228]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[229]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[230]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[231]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[232]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[233]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[234]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[235]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[236]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[237]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[238]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8368
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[239]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[240]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8438
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[241]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[242]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[243]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[244]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[245]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[246]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[247]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[248]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[249]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[250]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[251]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[252]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[253]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[254]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[255]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[28]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[29]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[30]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[31]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[32]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[33]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[34]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[35]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[36]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[37]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[38]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1368
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[39]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[40]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1438
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[41]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[42]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[43]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[44]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[45]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[46]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[47]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[48]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[49]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[50]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[51]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[52]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[53]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[54]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[55]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[56]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1998
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[57]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2033
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[58]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2068
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[59]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2103
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[60]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2138
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[61]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2173
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[62]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2208
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[63]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2243
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[112]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3958
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[113]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3993
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[114]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4028
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[115]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4063
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[116]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[117]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4133
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[118]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4168
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[119]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4203
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[120]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4238
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[121]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4273
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[122]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4308
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[123]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4343
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[124]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4378
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[125]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4413
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[126]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4448
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[127]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4483
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[128]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4518
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[129]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4553
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[130]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4588
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[131]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4623
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[132]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4658
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[133]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4693
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[134]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4728
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[135]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4763
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[136]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4798
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[137]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4833
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[138]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4868
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[139]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4903
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[140]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4938
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[141]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4973
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[142]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5008
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[143]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5043
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[144]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5078
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[145]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5113
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[146]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5148
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[147]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5183
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[148]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5218
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[149]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5253
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[150]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5288
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[151]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5323
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[152]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5358
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[153]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5393
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[154]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5428
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[155]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5463
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[156]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5498
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[157]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5533
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[158]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5568
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[159]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5603
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[160]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5638
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[161]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5673
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[162]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5708
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[163]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5743
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[164]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5778
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[165]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5813
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[166]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5848
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[167]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5883
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[168]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5918
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[169]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5953
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[170]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5988
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[171]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6023
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[172]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6058
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[173]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6093
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[174]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[175]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6163
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[176]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6198
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[177]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6233
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[178]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6268
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[179]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6303
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[180]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6338
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[181]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6373
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[182]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6408
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[183]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6443
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[184]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6478
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[185]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6513
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[186]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6548
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[187]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6583
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[188]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6618
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[189]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6653
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[190]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6688
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[191]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6723
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[192]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6758
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[193]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6793
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[194]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6828
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[195]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6863
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[196]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6898
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[197]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6933
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[198]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6968
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[199]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7003
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[200]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7038
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[201]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7073
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[202]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[203]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[204]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[205]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[206]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[207]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[208]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[209]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[210]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[211]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[212]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[213]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[214]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[215]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[216]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[217]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[218]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[219]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[220]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[221]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[222]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[223]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[235]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[236]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[237]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[239]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[241]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[242]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[243]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[244]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[245]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[246]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[247]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[248]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[249]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[250]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[251]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[252]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[253]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[254]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[255]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7371:auto_generated|a_dpfifo_qq61:dpfifo|altsyncram_cdn1:FIFOram|q_b[65]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_cdn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[0]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 38
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[1]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 73
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[2]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[3]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[4]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[5]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[6]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[7]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[8]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[9]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[10]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[11]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[12]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[13]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[14]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[15]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[16]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[17]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[18]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[19]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[20]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[21]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[22]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[23]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[24]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[25]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[26]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[27]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[28]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[29]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[30]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[31]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[60]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2138
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[61]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2173
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[62]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2208
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[63]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2243
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[112]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3958
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[113]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3993
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[114]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4028
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[115]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4063
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[116]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[117]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4133
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[118]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4168
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[119]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4203
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[120]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4238
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[121]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4273
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[122]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4308
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[123]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4343
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[124]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4378
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[125]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4413
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[126]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4448
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[127]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4483
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[128]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4518
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[129]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4553
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[130]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4588
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[131]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4623
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[132]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4658
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[133]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4693
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[134]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4728
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[135]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4763
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[136]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4798
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[137]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4833
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[138]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4868
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[139]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4903
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[140]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4938
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[141]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4973
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[142]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5008
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[143]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5043
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[144]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5078
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[145]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5113
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[146]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5148
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[147]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5183
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[148]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5218
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[149]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5253
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[150]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5288
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[151]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5323
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[152]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5358
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[153]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5393
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[154]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5428
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[155]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5463
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[156]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5498
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[157]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5533
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[158]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5568
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[159]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5603
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[160]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5638
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[161]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5673
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[162]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5708
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[163]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5743
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[164]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5778
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[165]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5813
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[166]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5848
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[167]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5883
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[168]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5918
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[169]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5953
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[170]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5988
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[171]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6023
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[172]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6058
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[173]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6093
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[174]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[175]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6163
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[176]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6198
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[177]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6233
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[178]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6268
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[179]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6303
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[180]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6338
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[181]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6373
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[182]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6408
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[183]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6443
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[184]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6478
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[185]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6513
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[186]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6548
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[187]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6583
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[188]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6618
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[189]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6653
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[190]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6688
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[191]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6723
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[192]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6758
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[193]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6793
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[194]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6828
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[195]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6863
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[196]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6898
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[197]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6933
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[198]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6968
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[199]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7003
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[200]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7038
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[201]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7073
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[202]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[203]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[204]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[205]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[206]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[207]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[208]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[209]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[210]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[211]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[212]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[213]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[214]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[215]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[216]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[217]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[218]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[219]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[220]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[221]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[222]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[223]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[224]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[225]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[226]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[227]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[228]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[229]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[230]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[231]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[232]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[233]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[234]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[237]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[246]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[247]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[248]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[249]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[250]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[251]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[252]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[253]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[254]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[255]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[0]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 38
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[1]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 73
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[2]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[3]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[4]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[5]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[6]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[7]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[8]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[9]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[10]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[11]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[12]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[13]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[14]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[15]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[16]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[17]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[18]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[19]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[20]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[21]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[22]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[23]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[24]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[25]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[26]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[27]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[28]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[29]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[30]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[31]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[32]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[33]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[34]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[35]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[36]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[37]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[38]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1368
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[39]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[40]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1438
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[41]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[42]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[43]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[44]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[45]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[46]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[47]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[48]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[49]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[50]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[51]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[52]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[53]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[54]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[55]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[56]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 1998
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[57]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2033
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[58]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2068
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[59]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2103
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[60]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2138
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[61]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2173
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[62]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2208
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[63]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2243
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[64]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2278
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[65]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2313
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[66]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2348
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[67]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2383
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[68]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2418
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[69]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2453
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[70]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2488
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[71]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2523
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[72]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2558
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[73]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2593
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[74]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2628
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[75]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2663
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[76]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2698
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[77]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2733
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[78]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2768
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[79]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2803
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[80]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2838
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[81]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2873
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[82]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2908
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[83]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2943
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[84]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 2978
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[85]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3013
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[86]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3048
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[87]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3083
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[88]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3118
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[89]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3153
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[90]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3188
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[91]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3223
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[92]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3258
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[93]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3293
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[94]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3328
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[95]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3363
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[96]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3398
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[97]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3433
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[98]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3468
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[99]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3503
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[100]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3538
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[101]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3573
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[102]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3608
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[103]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3643
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[104]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3678
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[105]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3713
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[106]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3748
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[107]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3783
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[108]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3818
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[109]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3853
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[110]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3888
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[111]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3923
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[112]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3958
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[113]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 3993
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[114]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4028
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[115]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4063
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[116]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[117]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4133
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[118]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4168
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[119]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4203
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[120]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4238
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[121]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4273
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[122]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4308
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[123]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4343
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[124]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4378
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[125]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4413
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[126]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4448
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[127]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4483
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[128]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4518
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[129]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4553
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[130]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4588
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[131]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4623
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[132]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4658
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[133]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4693
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[134]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4728
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[135]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4763
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[136]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4798
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[137]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4833
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[138]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4868
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[139]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4903
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[140]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4938
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[141]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 4973
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[142]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5008
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[143]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5043
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[144]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5078
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[145]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5113
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[146]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5148
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[147]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5183
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[148]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5218
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[149]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5253
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[150]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5288
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[151]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5323
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[152]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5358
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[153]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5393
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[154]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5428
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[155]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5463
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[156]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5498
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[157]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5533
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[158]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5568
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[159]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5603
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[160]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5638
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[161]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5673
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[162]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5708
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[163]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5743
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[164]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5778
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[165]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5813
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[166]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5848
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[167]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5883
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[168]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5918
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[169]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5953
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[170]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 5988
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[171]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6023
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[172]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6058
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[173]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6093
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[174]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[175]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6163
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[176]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6198
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[177]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6233
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[178]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6268
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[179]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6303
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[180]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6338
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[181]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6373
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[182]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6408
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[183]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6443
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[184]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6478
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[185]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6513
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[186]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6548
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[187]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6583
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[188]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6618
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[189]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6653
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[190]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6688
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[191]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6723
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[192]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6758
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[193]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6793
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[194]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6828
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[195]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6863
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[196]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6898
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[197]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6933
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[198]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 6968
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[199]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7003
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[200]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7038
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[201]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7073
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[202]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7108
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[203]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7143
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[204]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7178
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[205]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7213
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[206]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[207]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7283
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[208]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7318
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[209]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7353
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[210]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7388
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[211]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7423
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[212]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7458
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[213]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7493
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[214]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7528
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[215]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7563
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[216]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7598
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[217]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7633
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[218]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7668
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[219]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7703
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[220]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7738
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[221]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7773
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[222]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7808
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[223]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7843
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[224]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[225]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[226]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[227]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[228]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[229]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[230]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[231]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[232]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[233]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[234]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8228
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[235]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8263
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[236]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8298
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[237]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8333
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[238]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8368
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[239]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8403
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[240]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8438
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[241]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8473
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[242]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8508
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[243]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8543
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[244]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8578
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[245]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8613
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[246]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8648
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[247]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8683
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[248]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8718
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[249]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8753
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[250]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8788
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[251]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8823
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[252]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8858
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[253]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[254]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8928
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_zsqwlma:sys_ethernet_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[255]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8963
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[0]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 38
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[1]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 69
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[2]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 100
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[3]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 131
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[4]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 162
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[5]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[6]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 224
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[7]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 255
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[8]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 286
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_4sn1:auto_generated|q_b[9]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_4sn1.tdf Line: 317
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[4]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 162
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[5]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 193
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[6]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 224
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[7]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 255
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[8]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 286
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[9]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 317
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[10]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 348
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[11]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 379
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[12]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 410
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[13]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 441
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[14]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 472
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[15]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 503
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[16]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 534
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[17]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 565
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[18]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 596
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[19]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 627
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[20]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 658
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1o1:auto_generated|q_b[22]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_o1o1.tdf Line: 720
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i2o1:auto_generated|q_b[34]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_i2o1.tdf Line: 1092
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i2o1:auto_generated|q_b[35]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_i2o1.tdf Line: 1123
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i2o1:auto_generated|q_b[36]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_i2o1.tdf Line: 1154
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i2o1:auto_generated|q_b[37]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_i2o1.tdf Line: 1185
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[224]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7878
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[225]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7913
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[226]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7948
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[227]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 7983
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[228]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8018
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[229]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8053
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[230]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8088
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_msgdma_181_b637xva:sys_ethernet_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_k1j1:auto_generated|q_b[231]" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_k1j1.tdf Line: 8123
Info (13014): Ignored 15328 buffer(s)
    Info (13019): Ignored 15328 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_mem_asym:i_mem_asym|m_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_mem:i_mem_fifo|m_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 21 instances of uninferred RAM logic
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_enc8b10b.v Line: 119
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_tse_dec_func.v Line: 208
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 200
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/request_arb.v Line: 201
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 146
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_address_out[20]" feeding internal logic into a wire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv Line: 33
    Warning (13049): Converted tri-state buffer "system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_address_out[21]" feeding internal logic into a wire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv Line: 33
    Warning (13049): Converted tri-state buffer "system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_address_out[22]" feeding internal logic into a wire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv Line: 33
    Warning (13049): Converted tri-state buffer "system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_address_out[23]" feeding internal logic into a wire File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_tristate_conduit_bridge_181/synth/system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv Line: 33
Info (19000): Inferred 40 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_timing_adapter_181_3cdoppq:timing_adapter_0|system_bd_timing_adapter_181_3cdoppq_fifo:system_bd_timing_adapter_181_3cdoppq_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 72
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 72
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_009|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 129
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 129
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 632
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 632
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 633
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 633
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 623
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 623
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 634
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 634
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|bl_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_mem_asym:i_mem_asym|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_mem:i_mem_fifo|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[1].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[2].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[1].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "72"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "72"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rri1.tdf
    Info (12023): Found entity 1: altsyncram_rri1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_rri1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_009|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_009|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "129"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "129"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ci1.tdf
    Info (12023): Found entity 1: altsyncram_3ci1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_3ci1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7n1.tdf
    Info (12023): Found entity 1: altsyncram_d7n1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_d7n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrp1.tdf
    Info (12023): Found entity 1: altsyncram_vrp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf
    Info (12023): Found entity 1: altsyncram_dlp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_dlp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ri1.tdf
    Info (12023): Found entity 1: altsyncram_9ri1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_9ri1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf
    Info (12023): Found entity 1: altsyncram_b8i1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_b8i1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vkp1.tdf
    Info (12023): Found entity 1: altsyncram_vkp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vkp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lp1.tdf
    Info (12023): Found entity 1: altsyncram_5lp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5lp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_mem_asym:i_mem_asym|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|ad_mem_asym:i_mem_asym|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1j1.tdf
    Info (12023): Found entity 1: altsyncram_v1j1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_v1j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_mem:i_mem_fifo|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_dacfifo:avl_ad9144_fifo|ad_mem:i_mem_fifo|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_paj1.tdf
    Info (12023): Found entity 1: altsyncram_paj1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_paj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "633"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "633"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vi1.tdf
    Info (12023): Found entity 1: altsyncram_1vi1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "623"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "623"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ci1.tdf
    Info (12023): Found entity 1: altsyncram_1ci1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1ci1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vp1.tdf
    Info (12023): Found entity 1: altsyncram_3vp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_3vp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "26"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "26"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90p1.tdf
    Info (12023): Found entity 1: altsyncram_90p1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_90p1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_timing_adapter_181_3cdoppq:timing_adapter_0|system_bd_timing_adapter_181_3cdoppq_fifo:system_bd_timing_adapter_181_3cdoppq_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_qpygkyi:avalon_st_adapter_001|system_bd_timing_adapter_181_3cdoppq:timing_adapter_0|system_bd_timing_adapter_181_3cdoppq_fifo:system_bd_timing_adapter_181_3cdoppq_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "42"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "42"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_frm1.tdf
    Info (12023): Found entity 1: altsyncram_frm1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_frm1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "632"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "632"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vui1.tdf
    Info (12023): Found entity 1: altsyncram_vui1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "45"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cnu.tdf
    Info (12023): Found entity 1: shift_taps_cnu File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_cnu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0|shift_taps_cnu:auto_generated|altera_counter:altera_counter1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_cnu.tdf Line: 35
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0|shift_taps_cnu:auto_generated|altera_counter:altera_counter1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_cnu.tdf Line: 35
    Info (12134): Parameter "DIRECTION" = "UP"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_fk81.tdf
    Info (12023): Found entity 1: altera_syncram_fk81 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_syncram_fk81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dc84.tdf
    Info (12023): Found entity 1: altsyncram_dc84 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_dc84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|altshift_taps:dds_data_width_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|altshift_taps:dds_data_width_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "15"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9nu.tdf
    Info (12023): Found entity 1: shift_taps_9nu File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_9nu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_9k81.tdf
    Info (12023): Found entity 1: altera_syncram_9k81 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_syncram_9k81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7c84.tdf
    Info (12023): Found entity 1: altsyncram_7c84 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_7c84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s7v.tdf
    Info (12023): Found entity 1: shift_taps_s7v File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_s7v.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_s7v:auto_generated|altera_counter:altera_counter1" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_s7v.tdf Line: 36
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_s7v:auto_generated|altera_counter:altera_counter1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/shift_taps_s7v.tdf Line: 36
    Info (12134): Parameter "DIRECTION" = "UP"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_nj81.tdf
    Info (12023): Found entity 1: altera_syncram_nj81 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altera_syncram_nj81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lb84.tdf
    Info (12023): Found entity 1: altsyncram_lb84 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_lb84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "634"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "634"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ci1.tdf
    Info (12023): Found entity 1: altsyncram_5ci1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prp1.tdf
    Info (12023): Found entity 1: altsyncram_prp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_prp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrp1.tdf
    Info (12023): Found entity 1: altsyncram_nrp1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_nrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ari1.tdf
    Info (12023): Found entity 1: altsyncram_ari1 File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_ari1.tdf Line: 27
Warning (12241): 27 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a609" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17089
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a610" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17117
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a611" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17145
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a612" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17173
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a607" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a608" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18278
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a609" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18308
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a607" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18248
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a608" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18278
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a609" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18308
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ddr3_a[12]" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 49
    Warning (13410): Pin "ddr3_a[13]" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 49
    Warning (13410): Pin "ddr3_a[14]" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 49
    Warning (13410): Pin "flash_addr[26]" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 84
    Warning (13410): Pin "flash_addr[27]" is stuck at VCC File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 84
    Warning (13410): Pin "flash_advn" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 87
    Warning (13410): Pin "flash_clk" is stuck at GND File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 88
    Warning (13410): Pin "flash_resetn" is stuck at VCC File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 89
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0|altsyncram_1ci1:auto_generated|ram_block1a603" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1ci1.tdf Line: 16921
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0|altsyncram_1ci1:auto_generated|ram_block1a602" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1ci1.tdf Line: 16893
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0|altsyncram_1ci1:auto_generated|ram_block1a601" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1ci1.tdf Line: 16865
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_003|altsyncram:mem_rtl_0|altsyncram_1ci1:auto_generated|ram_block1a600" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1ci1.tdf Line: 16837
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a607" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17033
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a606" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 17005
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a605" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 16977
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_5ci1:auto_generated|ram_block1a604" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_5ci1.tdf Line: 16949
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a604" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a603" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a602" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_005|altsyncram:mem_rtl_0|altsyncram_vui1:auto_generated|ram_block1a601" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_vui1.tdf Line: 18068
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a604" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18158
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a603" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18128
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a602" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18098
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_004|altsyncram:mem_rtl_0|altsyncram_1vi1:auto_generated|ram_block1a601" File: C:/Git/AnalogDevice/projects/daq2/a10gx/db/altsyncram_1vi1.tdf Line: 18068
Info (17049): 14681 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/altera_lvds_core20.sv Line: 873
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/a10gx/daq2_a10gx.map.smsg
Warning (15752): Ignored 2 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "flash_addr[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "flash_addr[1]"
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "eth_intn" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 73
Info (21057): Implemented 105088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 104 output pins
    Info (21060): Implemented 114 bidirectional pins
    Info (21061): Implemented 98652 logic cells
    Info (21064): Implemented 5992 RAM segments
    Info (21062): Implemented 19 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1059 warnings
    Info: Peak virtual memory: 3012 megabytes
    Info: Processing ended: Mon Jul 15 12:37:33 2019
    Info: Elapsed time: 00:10:44
    Info: Total CPU time (on all processors): 00:12:44
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 12:37:36 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off daq2_a10gx -c daq2_a10gx
Info: qfit2_default_script.tcl version: #1
Info: Project  = daq2_a10gx
Info: Revision = daq2_a10gx
Info (12262): Starting Fitter periphery placement operations
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AX115S2F45I1SG for design "daq2_a10gx"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:44
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AU27
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location BD32
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (11685): 20 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "tx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 100
    Info (11684): Differential I/O pin "tx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 100
    Info (11684): Differential I/O pin "tx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 100
    Info (11684): Differential I/O pin "tx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 100
    Info (11684): Differential I/O pin "rx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 95
    Info (11684): Differential I/O pin "eth_txd" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "eth_txd(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 69
    Info (11684): Differential I/O pin "ddr3_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "ddr3_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 63
    Info (11684): Differential I/O pin "sys_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sys_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 42
    Info (11684): Differential I/O pin "eth_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "eth_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 67
    Info (11684): Differential I/O pin "rx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 96
    Info (11684): Differential I/O pin "rx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 93
    Info (11684): Differential I/O pin "rx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 96
    Info (11684): Differential I/O pin "rx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 96
    Info (11684): Differential I/O pin "rx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 96
    Info (11684): Differential I/O pin "tx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 97
    Info (11684): Differential I/O pin "trig" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "trig(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 104
    Info (11684): Differential I/O pin "rx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 94
    Info (11684): Differential I/O pin "tx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 99
    Info (11684): Differential I/O pin "eth_rxd" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "eth_rxd(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 68
    Info (11684): Differential I/O pin "tx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v Line: 98
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (12785): Fitter finished merging On-chip termination (OCT) logic blocks
    Info (12786): Removing unused on-chip termination logic block "system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_0". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_BC3" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[0]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_AV5" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[0]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_1". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_BC7" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[1]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_AW7" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[1]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_2". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_BB5" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[2]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_AY5" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[2]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_3". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_BD5" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[3]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_BA7" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[3]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:07
Warning (18576): The transceivers with supply "VCCR_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCR_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11178): Promoted 6 clocks (5 global, 1 periphery)
    Info (13173): eth_ref_clk~inputCLKENA0 (1249 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I30
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (21075 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_4C_G_I22
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (3986 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_4D_G_I16
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (32224 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I4
    Info (13173): system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|outclock[2]~CLKENA0 (4 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20
    Info (13173): system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0 (2137 fanout) drives Periphery Clock Region 15, with the buffer placed at CLKCTRL_3A_P15_I5
Info (11191): Automatically promoted 7 clocks (7 global)
    Info (13173): ddr3_ref_clk~inputCLKENA0 (21 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I11
    Info (13173): sys_clk~inputCLKENA0 (27084 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I6
    Info (13173): system_bd:i_system_bd|altera_reset_controller:rst_controller_004|r_sync_rst~CLKENA0 (5451 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I10
    Info (13173): system_bd:i_system_bd|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (25767 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I5
    Info (13173): system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 (13173 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I8
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I3
    Info (13173): ~ALTERA_CLKUSR~~ibufCLKENA0 (51 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I15
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc'
Warning (332174): Ignored filter at util_dacfifo_constr.sdc(5): *dac_raddr_g* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332174): Ignored filter at util_dacfifo_constr.sdc(5): *dma_raddr_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
    Info (332050): set_false_path -from [get_registers *dac_raddr_g*] -to [get_registers *dma_raddr_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc'
Warning (332174): Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(119): i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|clock_pin_lvds_clock_tree.lvds_clock_tree_inst|lvdsfclk_in could not be matched with a node or keeper or port or register or pin or net or combinational node File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 119
Warning (332174): Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[*].soft_cdr.serdes_dpa_inst|dpalock could not be matched with a keeper or register or port or pin or cell or partition File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 199
Warning (332049): Ignored get_fanouts at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): Argument with value i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[*].soft_cdr.serdes_dpa_inst|dpalock could not match any element of the following types: ( kpr reg port pin cell partition ) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 199
    Info (332050): get_fanouts ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst|dpalock File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 199
Warning (332049): Ignored set_max_delay at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 199
    Info (332050): set_max_delay -from ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst~dpa_reg -to [get_fanouts ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst|dpalock] [expr 2*$slow_clock_period_ns]  File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 199
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]} -divide_by 10 -multiply_by 10 -duty_cycle 50.00 -name {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]} {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|outclk[2]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|no_oct.obuf_bar  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|no_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 87 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    0.938   ddr3_clk_n
    Info (332111):    0.938   ddr3_clk_p
    Info (332111):    0.937 ddr3_dqs_p[0]_IN
    Info (332111):    0.937 ddr3_dqs_p[1]_IN
    Info (332111):    0.937 ddr3_dqs_p[2]_IN
    Info (332111):    0.937 ddr3_dqs_p[3]_IN
    Info (332111):    0.937 ddr3_dqs_p[4]_IN
    Info (332111):    0.937 ddr3_dqs_p[5]_IN
    Info (332111):    0.937 ddr3_dqs_p[6]_IN
    Info (332111):    0.937 ddr3_dqs_p[7]_IN
    Info (332111):    8.000  eth_ref_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332111):    6.566 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332111):    3.752 i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332111):    1.876 i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332111):    1.876 i_system_bd|sys_ddr3_cntrl_phy_clk_1
    Info (332111):    1.876 i_system_bd|sys_ddr3_cntrl_phy_clk_2
    Info (332111):    3.752 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332111):    3.752 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332111):    3.752 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332111):    7.504 i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_vco_clk
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_vco_clk_1
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_vco_clk_2
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_0
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_1
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_2
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_3
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_4
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_5
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_6
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_7
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_8
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_9
    Info (332111):    0.938 i_system_bd|sys_ddr3_cntrl_wf_clk_10
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0
    Info (332111):    0.800 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_ck_name_0
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_0
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_0_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_1
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_1_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_2
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_2_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_3
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_3_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_4
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_4_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_5
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_5_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_6
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_6_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_7
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_7_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_8
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_8_neg
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_9
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dpa_data_out_0_9_neg
    Info (332111):   32.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0]
    Info (332111):    0.800 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332111):    8.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332111):    3.000   rx_ref_clk
    Info (332111):   10.000 sys_clk_100mhz
    Info (332111):    3.000   tx_ref_clk
    Info (332111):    8.000 ~ALTERA_CLKUSR~
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 3757 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1616 registers into blocks of type DSP block
    Extra Info (176218): Packed 76 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 133 register duplicates
Warning (16067): 3 out of 19 DSP blocks in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks.
    Warning (16069): 3 DSP blocks are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs.
    Info (16071): 16 DSP blocks are fully registered - they use all of the recommended internal DSP register banks.
Warning (18576): The transceivers with supply "VCCR_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the right HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:04:21
Info (11165): Fitter preparation operations ending: elapsed time is 00:04:17
Info (18252): The Fitter is using Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:17
Info (11888): Total time spent on timing analysis during Global Placement is 66.08 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:01:38
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:11:46
Info (11888): Total time spent on timing analysis during Global Placement is 80.34 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:33
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during Placement is 2.09 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X59_Y165 to location X70_Y176
Info (11888): Total time spent on timing analysis during Routing is 137.06 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:06:54
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:04:29
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/a10gx/daq2_a10gx.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 13654 megabytes
    Info: Processing ended: Mon Jul 15 13:20:57 2019
    Info: Elapsed time: 00:43:21
    Info: Total CPU time (on all processors): 02:04:04
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 13:21:04 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off daq2_a10gx -c daq2_a10gx
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 7068 megabytes
    Info: Processing ended: Mon Jul 15 13:22:43 2019
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:01:37
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 13:22:46 2019
Info: Command: quartus_sta daq2_a10gx -c daq2_a10gx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc'
Warning (332174): Ignored filter at util_dacfifo_constr.sdc(5): *dac_raddr_g* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332174): Ignored filter at util_dacfifo_constr.sdc(5): *dma_raddr_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
    Info (332050): set_false_path -from [get_registers *dac_raddr_g*] -to [get_registers *dma_raddr_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Warning (332049): Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc Line: 5
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_trc56rq
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_trc56rq INSTANCE: i_system_bd|sys_ddr3_cntrl
Info (332104): Reading SDC File: 'system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc'
Warning (332174): Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(119): i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|clock_pin_lvds_clock_tree.lvds_clock_tree_inst|lvdsfclk_in could not be matched with a node or keeper or port or register or pin or net or combinational node File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 119
Warning (332174): Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(201): i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[*].soft_cdr.serdes_dpa_inst|dpalock could not be matched with a keeper or register or port or pin or cell or partition File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 201
Warning (332049): Ignored get_fanouts at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(201): Argument with value i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[*].soft_cdr.serdes_dpa_inst|dpalock could not match any element of the following types: ( kpr reg port pin cell partition ) File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 201
    Info (332050): get_fanouts ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst|dpalock File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 201
Warning (332049): Ignored set_false_path at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(201): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 201
    Info (332050): set_false_path -from ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst~dpa_reg -to [get_fanouts ${lvds_core_instance_name}|channels[*].soft_cdr.serdes_dpa_inst|dpalock]  File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc Line: 201
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]} -divide_by 10 -multiply_by 10 -duty_cycle 50.00 -name {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]} {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|outclk[2]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr3_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT = C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.298               0.000 sys_clk_100mhz 
    Info (332119):     0.343               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.361               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.444               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.525               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.677               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.821               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.846               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.875               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.948               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     3.385               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     4.188               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     4.222               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     4.367               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     4.490               0.000 eth_ref_clk 
    Info (332119):     5.927               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     5.998               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.035               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     6.667               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.079               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     7.236               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):    13.547               0.000 altera_reserved_tck 
    Info (332119):    29.861               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
Info (332146): Worst-case hold slack is 0.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.032               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.038               0.000 sys_clk_100mhz 
    Info (332119):     0.039               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.039               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.043               0.000 eth_ref_clk 
    Info (332119):     0.046               0.000 altera_reserved_tck 
    Info (332119):     0.046               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.049               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     0.053               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.055               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.152               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     0.401               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.404               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.553               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.575               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     0.688               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.769               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.887               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     1.045               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.064               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.120               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.130               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.153               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.156               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
Info (332146): Worst-case recovery slack is 1.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.054               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     2.150               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     3.167               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     4.656               0.000 eth_ref_clk 
    Info (332119):     4.771               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.899               0.000 sys_clk_100mhz 
    Info (332119):     5.099               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     5.106               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     5.947               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.751               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):    15.045               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    15.118               0.000 altera_reserved_tck 
    Info (332119):    15.147               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.417               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    15.578               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    15.642               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    15.830               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    16.031               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    16.124               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    16.169               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    47.320               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    47.692               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    47.713               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    47.865               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.269               0.000 eth_ref_clk 
    Info (332119):     0.281               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.285               0.000 sys_clk_100mhz 
    Info (332119):     0.293               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.312               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.353               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.476               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.631               0.000 altera_reserved_tck 
    Info (332119):     0.872               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     2.202               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     2.324               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.264               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    11.020               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.028               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    11.274               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    11.701               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.023               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.087               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.217               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    12.504               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    49.344               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    49.605               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    49.748               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    49.805               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 ddr3_dqs_p[0]_IN 
    Info (332119):     0.205               0.000 ddr3_dqs_p[2]_IN 
    Info (332119):     0.205               0.000 ddr3_dqs_p[4]_IN 
    Info (332119):     0.205               0.000 ddr3_dqs_p[6]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[1]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[3]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[5]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[7]_IN 
    Info (332119):     0.296               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     0.438               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk 
    Info (332119):     0.451               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_8 
    Info (332119):     0.452               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_10 
    Info (332119):     0.452               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_9 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_0 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_1 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_2 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_3 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_4 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_5 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_6 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_7 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_2 
    Info (332119):     0.726               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0] 
    Info (332119):     0.824               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_0 
    Info (332119):     0.825               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_1 
    Info (332119):     0.825               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_2 
    Info (332119):     1.243               0.000 rx_ref_clk 
    Info (332119):     1.456               0.000 tx_ref_clk 
    Info (332119):     1.521               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.648               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.661               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.763               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.764               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.764               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.866               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.866               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.866               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.866               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.867               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.867               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.867               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.867               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.899               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.899               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.899               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.899               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.912               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     3.626               0.000 eth_ref_clk 
    Info (332119):     3.644               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     3.704               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     3.760               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.929               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.634               0.000 sys_clk_100mhz 
    Info (332119):     4.904               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.904               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.904               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.904               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):    15.878               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):    16.569               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 5.991 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.200 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.228 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.257 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.401 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.408 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.433 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.496 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.565 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.638 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.644 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.662 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.665 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.710 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.714 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.718 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.787 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332163): Slow 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.846  3.001  2.155 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.230  3.001  1.771 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.880  3.001  1.121 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.905  3.001  1.096 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.897  6.000  3.103 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.051  4.000  0.949 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}]
    Info (332163):   [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}]  max 
    Info (332163): set_net_delay  4.330  6.000  1.670 [get_pins -compatibility_mode {*|q}]
    Info (332163):    [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}]  max 
    Info (332163): set_net_delay  5.148  6.000  0.852 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.254  6.000  0.746 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.279  6.000  0.721 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.397  6.000  0.603 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.407  6.000  0.593 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.466  6.000  0.534 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.474  6.000  0.526 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.495  6.000  0.505 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.589  6.000  0.411 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.599  6.000  0.401 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 993 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 993
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.604
    Info (332114): Worst Case Available Settling Time: 2.799 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_trc56rq
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_trc56rq INSTANCE: i_system_bd|sys_ddr3_cntrl
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.343
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.401
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.167
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.330
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 17.957
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 4.264
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.875
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.751
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.312
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_trc56rq - Instance: i_system_bd|sys_ddr3_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.065  0.065
Info: Core (Slow 900mV 100C Model)                                |  0.167  0.053
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |  6.751  0.312
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.054  0.054
Info: Read Capture (Slow 900mV 100C Model)                        |  0.014  0.014
Info: Write (Slow 900mV 100C Model)                               |  0.016  0.016
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.119  0.119
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.167
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.167 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
    Info (332115): Multicycle - Setup Start : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.223      2.106  R                    clock network delay
    Info (332115):      2.223      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.872      0.649 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready
    Info (332115):      4.084      1.212 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf
    Info (332115):      4.124      0.040 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout
    Info (332115):      4.128      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]
    Info (332115):      5.695      1.567 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|ena
    Info (332115):      5.695      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.559      1.690  R                    clock network delay
    Info (332115):      5.935      0.376                       clock pessimism removed
    Info (332115):      5.815     -0.120                       clock uncertainty
    Info (332115):      5.862      0.047     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Data Arrival Time  :     5.695
    Info (332115): Data Required Time :     5.862
    Info (332115): Slack              :     0.167 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.298
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.298 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115): To Node      : flash_data[8]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.915      3.915  R                    clock network delay
    Info (332115):      3.915      0.000                       system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115):      4.112      0.197 RR  uTco              i_system_bd|sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29|q
    Info (332115):      4.231      0.119 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29~la_lab/laboutt[5]
    Info (332115):      5.266      1.035 RF    IC  High Speed  flash_data[8]~output|oe
    Info (332115):      7.672      2.406 FF  CELL              flash_data[8]~output|o
    Info (332115):      7.672      0.000 FF  CELL              flash_data[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     10.000      0.000  R                    clock network delay
    Info (332115):      9.970     -0.030                       clock uncertainty
    Info (332115):      7.970     -2.000  F  oExt              flash_data[8]
    Info (332115): Data Arrival Time  :     7.672
    Info (332115): Data Required Time :     7.970
    Info (332115): Slack              :     0.298 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.343
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.343 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[553]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.343      2.226  R                    clock network delay
    Info (332115):      2.343      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[553]
    Info (332115):      2.538      0.195 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[553]|q
    Info (332115):      2.653      0.115 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[553]~la_lab/laboutb[13]
    Info (332115):      5.073      2.420 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[77]
    Info (332115):      5.073      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.403      1.534  R                    clock network delay
    Info (332115):      5.413      0.010                       clock pessimism removed
    Info (332115):      5.170     -0.243                       clock uncertainty
    Info (332115):      5.416      0.246     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.073
    Info (332115): Data Required Time :     5.416
    Info (332115): Slack              :     0.343 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.361
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.361 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.889      5.889  R                    clock network delay
    Info (332115):      5.889      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115):      6.188      0.299 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[20]
    Info (332115):      6.188      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[20]
    Info (332115):      7.080      0.892 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux21~0|dataf
    Info (332115):      7.117      0.037 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux21~0|combout
    Info (332115):      7.123      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux21~0~la_mlab/laboutt[3]
    Info (332115):      7.377      0.254 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux60~0|datac
    Info (332115):      7.516      0.139 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux60~0|combout
    Info (332115):      7.521      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux60~0~la_mlab/laboutb[12]
    Info (332115):      7.746      0.225 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datad
    Info (332115):      7.882      0.136 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout
    Info (332115):      7.887      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutt[6]
    Info (332115):      8.064      0.177 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad
    Info (332115):      8.188      0.124 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout
    Info (332115):      8.194      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutb[9]
    Info (332115):      8.370      0.176 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datad
    Info (332115):      8.521      0.151 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout
    Info (332115):      8.527      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutb[1]
    Info (332115):      8.806      0.279 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|datae
    Info (332115):      8.970      0.164 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout
    Info (332115):      8.975      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[14]
    Info (332115):      9.320      0.345 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]~RTM_3|asdata
    Info (332115):      9.320      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.652      4.652  R                    clock network delay
    Info (332115):      9.587      0.935                       clock pessimism removed
    Info (332115):      9.521     -0.066                       clock uncertainty
    Info (332115):      9.681      0.160     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Data Arrival Time  :     9.320
    Info (332115): Data Required Time :     9.681
    Info (332115): Slack              :     0.361 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.444
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.444 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.307      2.190  R                    clock network delay
    Info (332115):      2.307      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115):      2.511      0.204 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[240]|q
    Info (332115):      2.629      0.118 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]~la_mlab/laboutt[4]
    Info (332115):      5.029      2.400 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[83]
    Info (332115):      5.029      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.394      1.525  R                    clock network delay
    Info (332115):      5.404      0.010                       clock pessimism removed
    Info (332115):      5.161     -0.243                       clock uncertainty
    Info (332115):      5.473      0.312     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.029
    Info (332115): Data Required Time :     5.473
    Info (332115): Slack              :     0.444 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.525
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.525 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.340      2.223  R                    clock network delay
    Info (332115):      2.340      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115):      2.535      0.195 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|q
    Info (332115):      2.610      0.075 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]~la_lab/laboutt[14]
    Info (332115):      4.145      1.535 FF    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|dataf
    Info (332115):      4.184      0.039 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|combout
    Info (332115):      4.188      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3~la_lab/laboutb[4]
    Info (332115):      5.491      1.303 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[37]
    Info (332115):      5.491      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.438      1.569  R                    clock network delay
    Info (332115):      5.814      0.376                       clock pessimism removed
    Info (332115):      5.664     -0.150                       clock uncertainty
    Info (332115):      6.016      0.352     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     5.491
    Info (332115): Data Required Time :     6.016
    Info (332115): Slack              :     0.525 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.677
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.677 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.816      5.816  R                    clock network delay
    Info (332115):      5.816      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115):      6.013      0.197 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[37]|q
    Info (332115):      6.081      0.068 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]~la_mlab/laboutb[6]
    Info (332115):      9.242      3.161 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[37]
    Info (332115):      9.242      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.044      5.044  R                    clock network delay
    Info (332115):      9.969      0.925                       clock pessimism removed
    Info (332115):      9.938     -0.031                       clock uncertainty
    Info (332115):      9.919     -0.019     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     9.242
    Info (332115): Data Required Time :     9.919
    Info (332115): Slack              :     0.677 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.821
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.821 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.804      5.804  R                    clock network delay
    Info (332115):      5.804      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115):      6.010      0.206 FF  uTco              i_system_bd|util_ad9144_upack|g_dmx[2].i_dmx|dac_data_int_0[9]|q
    Info (332115):      6.119      0.109 FF  CELL  High Speed  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]~la_mlab/laboutb[0]
    Info (332115):      9.015      2.896 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|datad
    Info (332115):      9.146      0.131 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|combout
    Info (332115):      9.146      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|dac_data[41]|d
    Info (332115):      9.146      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.829      4.829  R                    clock network delay
    Info (332115):      9.755      0.926                       clock pessimism removed
    Info (332115):      9.725     -0.030                       clock uncertainty
    Info (332115):      9.967      0.242     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Arrival Time  :     9.146
    Info (332115): Data Required Time :     9.967
    Info (332115): Slack              :     0.821 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.846
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.846 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.820      5.820  R                    clock network delay
    Info (332115):      5.820      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115):      6.014      0.194 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[35]|q
    Info (332115):      6.083      0.069 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]~la_lab/laboutt[18]
    Info (332115):      8.973      2.890 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      8.973      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.005      5.005  R                    clock network delay
    Info (332115):      9.930      0.925                       clock pessimism removed
    Info (332115):      9.899     -0.031                       clock uncertainty
    Info (332115):      9.819     -0.080     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.973
    Info (332115): Data Required Time :     9.819
    Info (332115): Slack              :     0.846 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.875
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.875 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.835      5.835  R                    clock network delay
    Info (332115):      5.835      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115):      6.031      0.196 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[35]|q
    Info (332115):      6.173      0.142 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]~la_lab/laboutb[12]
    Info (332115):      8.972      2.799 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      8.972      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.025      5.025  R                    clock network delay
    Info (332115):      9.950      0.925                       clock pessimism removed
    Info (332115):      9.919     -0.031                       clock uncertainty
    Info (332115):      9.847     -0.072     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.972
    Info (332115): Data Required Time :     9.847
    Info (332115): Slack              :     0.875 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.948
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.948 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.816      5.816  R                    clock network delay
    Info (332115):      5.816      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115):      6.014      0.198 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[8]|q
    Info (332115):      6.123      0.109 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]~la_lab/laboutb[0]
    Info (332115):      8.941      2.818 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      8.941      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.040      5.040  R                    clock network delay
    Info (332115):      9.965      0.925                       clock pessimism removed
    Info (332115):      9.934     -0.031                       clock uncertainty
    Info (332115):      9.889     -0.045     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.941
    Info (332115): Data Required Time :     9.889
    Info (332115): Slack              :     0.948 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.385
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       launch edge time
    Info (332115):     12.085      8.085  R                    clock network delay
    Info (332115):     12.085      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115):     12.286      0.201 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]|q
    Info (332115):     12.435      0.149 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]~la_lab/laboutt[7]
    Info (332115):     12.575      0.140 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.rx_reg[2]|asdata
    Info (332115):     12.575      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     14.784      6.784  F                    clock network delay
    Info (332115):     16.031      1.247                       clock pessimism removed
    Info (332115):     15.805     -0.226                       clock uncertainty
    Info (332115):     15.960      0.155     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Arrival Time  :    12.575
    Info (332115): Data Required Time :    15.960
    Info (332115): Slack              :     3.385 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.188
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.188 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:164: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.560      4.560  R                    clock network delay
    Info (332115):      4.560      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115):      4.756      0.196 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[6]|q
    Info (332115):      4.823      0.067 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]~la_mlab/laboutb[13]
    Info (332115):      7.912      3.089 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[6]
    Info (332115):      7.912      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     11.790      4.990  R                    clock network delay
    Info (332115):     12.091      0.301                       clock pessimism removed
    Info (332115):     11.681     -0.410                       clock uncertainty
    Info (332115):     12.100      0.419     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :     7.912
    Info (332115): Data Required Time :    12.100
    Info (332115): Slack              :     4.188 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.222
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.222 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115):      5.755      0.196 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|q
    Info (332115):      5.823      0.068 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]~la_lab/laboutb[5]
    Info (332115):      7.453      1.630 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|dataf
    Info (332115):      7.494      0.041 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|combout
    Info (332115):      7.498      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~0~la_lab/laboutt[0]
    Info (332115):      9.090      1.592 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|dataf
    Info (332115):      9.130      0.040 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|combout
    Info (332115):      9.135      0.005 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~2~la_lab/laboutt[15]
    Info (332115):      9.279      0.144 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|dataa
    Info (332115):      9.501      0.222 FR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|combout
    Info (332115):      9.501      0.000 RR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|d
    Info (332115):      9.501      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.729      4.729  R                    clock network delay
    Info (332115):     13.559      0.830                       clock pessimism removed
    Info (332115):     13.529     -0.030                       clock uncertainty
    Info (332115):     13.723      0.194     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     9.501
    Info (332115): Data Required Time :    13.723
    Info (332115): Slack              :     4.222 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.367
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.367 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.618      5.618  R                    clock network delay
    Info (332115):      5.618      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115):      6.131      0.513 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a21|portadataout[0]
    Info (332115):      7.462      1.331 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[21]
    Info (332115):      7.462      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.498      4.932  R                    clock network delay
    Info (332115):     12.287      0.789                       clock pessimism removed
    Info (332115):     12.237     -0.050                       clock uncertainty
    Info (332115):     11.829     -0.408     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.462
    Info (332115): Data Required Time :    11.829
    Info (332115): Slack              :     4.367 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.490
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.490 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.563      4.563  R                    clock network delay
    Info (332115):      4.563      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[2]
    Info (332115):      4.760      0.197 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|wr_b_rptr[2]|q
    Info (332115):      4.902      0.142 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[2]~la_lab/laboutt[4]
    Info (332115):      5.370      0.468 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[2]~17|datac
    Info (332115):      5.669      0.299 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[3]~1|cout
    Info (332115):      5.669      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[4]~5|cin
    Info (332115):      5.689      0.020 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[5]~25|cout
    Info (332115):      5.689      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[6]~29|cin
    Info (332115):      5.718      0.029 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[7]~33|cout
    Info (332115):      5.718      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[8]~37|cin
    Info (332115):      5.876      0.158 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[8]~37|sumout
    Info (332115):      5.880      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|ptr_rck_diff[8]~37~la_lab/laboutt[16]
    Info (332115):      6.030      0.150 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~1|datab
    Info (332115):      6.250      0.220 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~1|combout
    Info (332115):      6.254      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~1~la_lab/laboutb[16]
    Info (332115):      6.418      0.164 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~2|datae
    Info (332115):      6.508      0.090 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~2|combout
    Info (332115):      6.514      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~2~la_mlab/laboutb[15]
    Info (332115):      7.731      1.217 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|always6~0|datab
    Info (332115):      7.927      0.196 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|always6~0|combout
    Info (332115):      7.927      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~RTM|d
    Info (332115):      7.927      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.172      4.172  R                    clock network delay
    Info (332115):     12.472      0.300                       clock pessimism removed
    Info (332115):     12.172     -0.300                       clock uncertainty
    Info (332115):     12.417      0.245     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Data Arrival Time  :     7.927
    Info (332115): Data Required Time :    12.417
    Info (332115): Slack              :     4.490 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.927
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.927 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.857      3.857  R                    clock network delay
    Info (332115):      3.857      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115):      4.113      0.256 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[5]|q
    Info (332115):      4.195      0.082 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]~la_mlab/laboutt[14]
    Info (332115):      8.005      3.810 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      8.005      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.795      3.795  R                    clock network delay
    Info (332115):     13.997      0.202                       clock pessimism removed
    Info (332115):     13.967     -0.030                       clock uncertainty
    Info (332115):     13.932     -0.035     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.005
    Info (332115): Data Required Time :    13.932
    Info (332115): Slack              :     5.927 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.998
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.998 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.856      3.856  R                    clock network delay
    Info (332115):      3.856      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115):      4.124      0.268 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[8]|q
    Info (332115):      4.247      0.123 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]~la_mlab/laboutb[19]
    Info (332115):      7.995      3.748 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[8]
    Info (332115):      7.995      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.804      3.804  R                    clock network delay
    Info (332115):     14.006      0.202                       clock pessimism removed
    Info (332115):     13.976     -0.030                       clock uncertainty
    Info (332115):     13.993      0.017     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.995
    Info (332115): Data Required Time :    13.993
    Info (332115): Slack              :     5.998 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.035
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.035 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.373      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115):      4.575      0.202 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|q
    Info (332115):      4.736      0.161 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3~la_mlab/laboutb[12]
    Info (332115):      4.988      0.252 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datab
    Info (332115):      5.214      0.226 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      5.220      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0~la_mlab/laboutb[15]
    Info (332115):      5.407      0.187 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      5.730      0.323 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      5.735      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_mlab/laboutb[10]
    Info (332115):      5.897      0.162 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|asdata
    Info (332115):      5.897      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.531      4.027  R                    clock network delay
    Info (332115):     11.877      0.346                       clock pessimism removed
    Info (332115):     11.847     -0.030                       clock uncertainty
    Info (332115):     11.932      0.085     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Arrival Time  :     5.897
    Info (332115): Data Required Time :    11.932
    Info (332115): Slack              :     6.035 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.667
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.667 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.840      3.840  R                    clock network delay
    Info (332115):      3.840      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115):      4.096      0.256 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[4]|q
    Info (332115):      4.172      0.076 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]~la_lab/laboutb[6]
    Info (332115):      7.240      3.068 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[4]
    Info (332115):      7.240      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.784      3.784  R                    clock network delay
    Info (332115):     13.986      0.202                       clock pessimism removed
    Info (332115):     13.956     -0.030                       clock uncertainty
    Info (332115):     13.907     -0.049     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.240
    Info (332115): Data Required Time :    13.907
    Info (332115): Slack              :     6.667 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.079
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.079 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.816      3.816  R                    clock network delay
    Info (332115):      3.816      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115):      4.073      0.257 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE|q
    Info (332115):      4.194      0.121 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE~la_lab/laboutb[7]
    Info (332115):      6.845      2.651 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      6.845      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.787      3.787  R                    clock network delay
    Info (332115):     13.989      0.202                       clock pessimism removed
    Info (332115):     13.959     -0.030                       clock uncertainty
    Info (332115):     13.924     -0.035     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.845
    Info (332115): Data Required Time :    13.924
    Info (332115): Slack              :     7.079 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.236
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.236 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.183      9.183  R                    clock network delay
    Info (332115):      9.183      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115):      9.443      0.260 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[0]|q
    Info (332115):      9.585      0.142 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]~la_lab/laboutt[12]
    Info (332115):      9.806      0.221 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|datab
    Info (332115):     10.036      0.230 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|combout
    Info (332115):     10.036      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|d
    Info (332115):     10.036      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     15.973      7.973  R                    clock network delay
    Info (332115):     17.183      1.210                       clock pessimism removed
    Info (332115):     17.013     -0.170                       clock uncertainty
    Info (332115):     17.272      0.259     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    10.036
    Info (332115): Data Required Time :    17.272
    Info (332115): Slack              :     7.236 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.547
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.547 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.540      2.540  R                    clock network delay
    Info (332115):      2.540      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      2.756      0.216 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      2.865      0.109 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~la_mlab/laboutt[16]
    Info (332115):      4.413      1.548 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|datab
    Info (332115):      4.606      0.193 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|combout
    Info (332115):      4.612      0.006 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0~la_mlab/laboutt[5]
    Info (332115):      5.021      0.409 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|dataa
    Info (332115):      5.215      0.194 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|combout
    Info (332115):      5.215      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      5.215      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     18.320      1.654  F                    clock network delay
    Info (332115):     18.563      0.243                       clock pessimism removed
    Info (332115):     18.533     -0.030                       clock uncertainty
    Info (332115):     18.762      0.229     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Arrival Time  :     5.215
    Info (332115): Data Required Time :    18.762
    Info (332115): Slack              :    13.547 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 29.861
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 29.861 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.750      9.750  R                    clock network delay
    Info (332115):      9.750      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115):     10.018      0.268 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[6]|q
    Info (332115):     10.166      0.148 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]~la_lab/laboutb[11]
    Info (332115):     10.763      0.597 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|datab
    Info (332115):     10.999      0.236 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|combout
    Info (332115):     11.003      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|WideAnd1~0~la_lab/laboutt[4]
    Info (332115):     11.544      0.541 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|dataa
    Info (332115):     11.781      0.237 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|combout
    Info (332115):     11.781      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|d
    Info (332115):     11.781      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     40.389      8.389  R                    clock network delay
    Info (332115):     41.745      1.356                       clock pessimism removed
    Info (332115):     41.379     -0.366                       clock uncertainty
    Info (332115):     41.642      0.263     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :    11.781
    Info (332115): Data Required Time :    41.642
    Info (332115): Slack              :    29.861 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.032
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.733      6.733  F                    clock network delay
    Info (332115):      6.733      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]
    Info (332115):      6.921      0.188 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|q
    Info (332115):      6.921      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty~2|datad
    Info (332115):      7.197      0.276 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty~2|combout
    Info (332115):      7.197      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|d
    Info (332115):      7.197      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      7.984      7.984  F                    clock network delay
    Info (332115):      6.734     -1.250                       clock pessimism removed
    Info (332115):      6.734      0.000                       clock uncertainty
    Info (332115):      7.165      0.431      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]
    Info (332115): Data Arrival Time  :     7.197
    Info (332115): Data Required Time :     7.165
    Info (332115): Slack              :     0.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.038
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.038 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.639      3.639  R                    clock network delay
    Info (332115):      3.639      0.000                       system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]
    Info (332115):      3.821      0.182 FF  uTco              i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|q
    Info (332115):      3.821      0.000 FF  CELL  High Speed  i_system_bd|avalon_st_adapter_002|data_format_adapter_0|Mux2~0|datad
    Info (332115):      4.094      0.273 FF  CELL  High Speed  i_system_bd|avalon_st_adapter_002|data_format_adapter_0|Mux2~0|combout
    Info (332115):      4.094      0.000 FF  CELL  High Speed  i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|d
    Info (332115):      4.094      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.911      3.911  R                    clock network delay
    Info (332115):      3.640     -0.271                       clock pessimism removed
    Info (332115):      3.640      0.000                       clock uncertainty
    Info (332115):      4.056      0.416      uTh              system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]
    Info (332115): Data Arrival Time  :     4.094
    Info (332115): Data Required Time :     4.056
    Info (332115): Slack              :     0.038 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.039
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.039 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.807      4.807  R                    clock network delay
    Info (332115):      4.807      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115):      4.982      0.175 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|q
    Info (332115):      4.982      0.000 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|datad
    Info (332115):      5.254      0.272 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|combout
    Info (332115):      5.254      0.000 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|d
    Info (332115):      5.254      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.800      5.800  R                    clock network delay
    Info (332115):      4.807     -0.993                       clock pessimism removed
    Info (332115):      4.807      0.000                       clock uncertainty
    Info (332115):      5.215      0.408      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Data Arrival Time  :     5.254
    Info (332115): Data Required Time :     5.215
    Info (332115): Slack              :     0.039 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.039
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.039 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.726      1.609  R                    clock network delay
    Info (332115):      1.726      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115):      1.906      0.180 FF  uTco              i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|q
    Info (332115):      1.906      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|datad
    Info (332115):      2.179      0.273 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|combout
    Info (332115):      2.179      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|d
    Info (332115):      2.179      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.284      2.167  R                    clock network delay
    Info (332115):      1.726     -0.558                       clock pessimism removed
    Info (332115):      1.726      0.000                       clock uncertainty
    Info (332115):      2.140      0.414      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Arrival Time  :     2.179
    Info (332115): Data Required Time :     2.140
    Info (332115): Slack              :     0.039 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.043
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.043 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.213      4.213  R                    clock network delay
    Info (332115):      4.213      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115):      4.389      0.176 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTM_148|q
    Info (332115):      4.389      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTMUX_147|datad
    Info (332115):      4.667      0.278 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTMUX_147|combout
    Info (332115):      4.667      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTM_148|d
    Info (332115):      4.667      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.562      4.562  R                    clock network delay
    Info (332115):      4.213     -0.349                       clock pessimism removed
    Info (332115):      4.213      0.000                       clock uncertainty
    Info (332115):      4.624      0.411      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Data Arrival Time  :     4.667
    Info (332115): Data Required Time :     4.624
    Info (332115): Slack              :     0.043 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.046
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.046 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.125      2.125  R                    clock network delay
    Info (332115):      2.125      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
    Info (332115):      2.296      0.171 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]|q
    Info (332115):      2.571      0.275 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]|d
    Info (332115):      2.571      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.653      2.653  R                    clock network delay
    Info (332115):      2.130     -0.523                       clock pessimism removed
    Info (332115):      2.130      0.000                       clock uncertainty
    Info (332115):      2.525      0.395      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Data Arrival Time  :     2.571
    Info (332115): Data Required Time :     2.525
    Info (332115): Slack              :     0.046 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.046
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.046 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.611      4.611  R                    clock network delay
    Info (332115):      4.611      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115):      4.774      0.163 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active|q
    Info (332115):      4.774      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active~0|datad
    Info (332115):      5.046      0.272 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active~0|combout
    Info (332115):      5.046      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active|d
    Info (332115):      5.046      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.593      5.593  R                    clock network delay
    Info (332115):      4.611     -0.982                       clock pessimism removed
    Info (332115):      4.611      0.000                       clock uncertainty
    Info (332115):      5.000      0.389      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Arrival Time  :     5.046
    Info (332115): Data Required Time :     5.000
    Info (332115): Slack              :     0.046 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.049
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.049 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.780      4.780  R                    clock network delay
    Info (332115):      4.780      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      4.962      0.182 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      4.962      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datae
    Info (332115):      5.246      0.284 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.246      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.246      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.619      5.619  R                    clock network delay
    Info (332115):      4.779     -0.840                       clock pessimism removed
    Info (332115):      4.779      0.000                       clock uncertainty
    Info (332115):      5.197      0.418      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.246
    Info (332115): Data Required Time :     5.197
    Info (332115): Slack              :     0.049 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.027      4.027  R                    clock network delay
    Info (332115):      4.027      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115):      4.193      0.166 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|q
    Info (332115):      4.193      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datae
    Info (332115):      4.477      0.284 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.477      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|d
    Info (332115):      4.477      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.027     -0.346                       clock pessimism removed
    Info (332115):      4.027      0.000                       clock uncertainty
    Info (332115):      4.424      0.397      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Arrival Time  :     4.477
    Info (332115): Data Required Time :     4.424
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.055
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.055 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115):      4.891      0.162 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[2]|q
    Info (332115):      4.891      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~2|datad
    Info (332115):      5.169      0.278 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~2|combout
    Info (332115):      5.169      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[2]|d
    Info (332115):      5.169      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      4.729     -0.830                       clock pessimism removed
    Info (332115):      4.729      0.000                       clock uncertainty
    Info (332115):      5.114      0.385      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Data Arrival Time  :     5.169
    Info (332115): Data Required Time :     5.114
    Info (332115): Slack              :     0.055 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.152
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.152 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      7.976      7.976  R                    clock network delay
    Info (332115):      7.976      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115):      8.144      0.168 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[0]|q
    Info (332115):      8.230      0.086 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]~la_mlab/laboutb[11]
    Info (332115):      8.419      0.189 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|asdata
    Info (332115):      8.419      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.186      9.186  R                    clock network delay
    Info (332115):      7.976     -1.210                       clock pessimism removed
    Info (332115):      7.976      0.000                       clock uncertainty
    Info (332115):      8.267      0.291      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Arrival Time  :     8.419
    Info (332115): Data Required Time :     8.267
    Info (332115): Slack              :     0.152 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.401 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[181]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.752      1.635  R                    clock network delay
    Info (332115):      1.752      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[181]
    Info (332115):      1.911      0.159 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[181]|q
    Info (332115):      1.995      0.084 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[181]~la_lab/laboutt[15]
    Info (332115):      3.263      1.268 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[18]
    Info (332115):      3.263      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.193      2.076  R                    clock network delay
    Info (332115):      2.183     -0.010                       clock pessimism removed
    Info (332115):      2.452      0.269                       clock uncertainty
    Info (332115):      2.862      0.410      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.263
    Info (332115): Data Required Time :     2.862
    Info (332115): Slack              :     0.401 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.404
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.404 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.803      1.686  R                    clock network delay
    Info (332115):      1.803      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]
    Info (332115):      1.964      0.161 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[19]|q
    Info (332115):      2.048      0.084 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]~la_lab/laboutb[7]
    Info (332115):      3.270      1.222 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[72]
    Info (332115):      3.270      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.199      2.082  R                    clock network delay
    Info (332115):      2.189     -0.010                       clock pessimism removed
    Info (332115):      2.458      0.269                       clock uncertainty
    Info (332115):      2.866      0.408      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.270
    Info (332115): Data Required Time :     2.866
    Info (332115): Slack              :     0.404 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.553
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.553 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.587      3.587  R                    clock network delay
    Info (332115):      3.587      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      3.757      0.170 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      3.841      0.084 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_mlab/laboutt[8]
    Info (332115):      4.905      1.064 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      4.905      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.173      4.173  R                    clock network delay
    Info (332115):      3.971     -0.202                       clock pessimism removed
    Info (332115):      4.001      0.030                       clock uncertainty
    Info (332115):      4.352      0.351      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.905
    Info (332115): Data Required Time :     4.352
    Info (332115): Slack              :     0.553 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.575
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.575 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.389      8.389  R                    clock network delay
    Info (332115):      8.389      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115):      8.560      0.171 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|q
    Info (332115):      8.644      0.084 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]~la_lab/laboutb[7]
    Info (332115):      9.143      0.499 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|dataf
    Info (332115):      9.363      0.220 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|sumout
    Info (332115):      9.363      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|d
    Info (332115):      9.363      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.750      9.750  R                    clock network delay
    Info (332115):      8.394     -1.356                       clock pessimism removed
    Info (332115):      8.394      0.000                       clock uncertainty
    Info (332115):      8.788      0.394      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Arrival Time  :     9.363
    Info (332115): Data Required Time :     8.788
    Info (332115): Slack              :     0.575 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.688
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.688 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.756      1.639  R                    clock network delay
    Info (332115):      1.756      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115):      1.917      0.161 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[624]|q
    Info (332115):      1.996      0.079 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]~la_lab/laboutt[1]
    Info (332115):      2.153      0.157 RR    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|datad
    Info (332115):      2.239      0.086 RR  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|combout
    Info (332115):      2.240      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4~la_lab/laboutb[6]
    Info (332115):      3.131      0.891 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[38]
    Info (332115):      3.131      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.220      2.103  R                    clock network delay
    Info (332115):      1.844     -0.376                       clock pessimism removed
    Info (332115):      2.020      0.176                       clock uncertainty
    Info (332115):      2.443      0.423      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     3.131
    Info (332115): Data Required Time :     2.443
    Info (332115): Slack              :     0.688 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.769
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.769 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.572      3.572  R                    clock network delay
    Info (332115):      3.572      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115):      3.731      0.159 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[3]|q
    Info (332115):      3.840      0.109 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]~la_lab/laboutt[12]
    Info (332115):      5.078      1.238 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      5.078      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.152      4.152  R                    clock network delay
    Info (332115):      3.950     -0.202                       clock pessimism removed
    Info (332115):      3.980      0.030                       clock uncertainty
    Info (332115):      4.309      0.329      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.078
    Info (332115): Data Required Time :     4.309
    Info (332115): Slack              :     0.769 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.887
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.887 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:165: set_multicycle_path -hold -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Multicycle - Hold End    : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       launch edge time
    Info (332115):     12.211      4.211  R                    clock network delay
    Info (332115):     12.211      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]
    Info (332115):     12.381      0.170 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[9]|q
    Info (332115):     12.494      0.113 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]~la_mlab/laboutb[0]
    Info (332115):     14.425      1.931 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[9]
    Info (332115):     14.425      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     12.752      5.952  R                    clock network delay
    Info (332115):     12.451     -0.301                       clock pessimism removed
    Info (332115):     13.055      0.604                       clock uncertainty
    Info (332115):     13.538      0.483      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :    14.425
    Info (332115): Data Required Time :    13.538
    Info (332115): Slack              :     0.887 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.045
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.045 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.828      4.828  R                    clock network delay
    Info (332115):      4.828      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115):      4.986      0.158 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[16]|q
    Info (332115):      5.065      0.079 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]~la_lab/laboutt[17]
    Info (332115):      6.498      1.433 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[16]
    Info (332115):      6.498      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.117      6.117  R                    clock network delay
    Info (332115):      5.192     -0.925                       clock pessimism removed
    Info (332115):      5.253      0.061                       clock uncertainty
    Info (332115):      5.453      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.498
    Info (332115): Data Required Time :     5.453
    Info (332115): Slack              :     1.045 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.064
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.064 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.554      3.554  R                    clock network delay
    Info (332115):      3.554      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115):      3.717      0.163 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_read_int~RTM|q
    Info (332115):      3.793      0.076 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM~la_mlab/laboutt[10]
    Info (332115):      5.421      1.628 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      5.421      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.155      4.155  R                    clock network delay
    Info (332115):      3.953     -0.202                       clock pessimism removed
    Info (332115):      3.983      0.030                       clock uncertainty
    Info (332115):      4.357      0.374      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.421
    Info (332115): Data Required Time :     4.357
    Info (332115): Slack              :     1.064 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.120
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.120 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.825      4.825  R                    clock network delay
    Info (332115):      4.825      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115):      4.988      0.163 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[26]|q
    Info (332115):      5.064      0.076 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]~la_mlab/laboutt[10]
    Info (332115):      6.579      1.515 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[26]
    Info (332115):      6.579      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      5.208     -0.925                       clock pessimism removed
    Info (332115):      5.269      0.061                       clock uncertainty
    Info (332115):      5.459      0.190      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.579
    Info (332115): Data Required Time :     5.459
    Info (332115): Slack              :     1.120 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.130
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.130 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.828      4.828  R                    clock network delay
    Info (332115):      4.828      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115):      4.988      0.160 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[32]|q
    Info (332115):      5.101      0.113 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]~la_lab/laboutb[11]
    Info (332115):      6.547      1.446 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      6.547      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.095      6.095  R                    clock network delay
    Info (332115):      5.170     -0.925                       clock pessimism removed
    Info (332115):      5.231      0.061                       clock uncertainty
    Info (332115):      5.417      0.186      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.547
    Info (332115): Data Required Time :     5.417
    Info (332115): Slack              :     1.130 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.153
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.153 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.824      4.824  R                    clock network delay
    Info (332115):      4.824      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115):      4.986      0.162 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[39]|q
    Info (332115):      5.065      0.079 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]~la_mlab/laboutt[1]
    Info (332115):      6.622      1.557 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[39]
    Info (332115):      6.622      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.138      6.138  R                    clock network delay
    Info (332115):      5.213     -0.925                       clock pessimism removed
    Info (332115):      5.274      0.061                       clock uncertainty
    Info (332115):      5.469      0.195      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.622
    Info (332115): Data Required Time :     5.469
    Info (332115): Slack              :     1.153 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.156
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.156 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.589      3.589  R                    clock network delay
    Info (332115):      3.589      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[8]
    Info (332115):      3.751      0.162 RR  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[8]|q
    Info (332115):      3.827      0.076 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[8]~la_mlab/laboutt[6]
    Info (332115):      5.469      1.642 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[8]
    Info (332115):      5.469      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.163      4.163  R                    clock network delay
    Info (332115):      3.961     -0.202                       clock pessimism removed
    Info (332115):      3.991      0.030                       clock uncertainty
    Info (332115):      4.313      0.322      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.469
    Info (332115): Data Required Time :     4.313
    Info (332115): Slack              :     1.156 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.054
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.054 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.656      5.656  R                    clock network delay
    Info (332115):      5.656      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.852      0.196 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.927      0.075 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      8.284      2.357 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state_m2|clrn
    Info (332115):      8.284      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.665      4.665  R                    clock network delay
    Info (332115):      9.500      0.835                       clock pessimism removed
    Info (332115):      9.470     -0.030                       clock uncertainty
    Info (332115):      9.338     -0.132     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2
    Info (332115): Data Arrival Time  :     8.284
    Info (332115): Data Required Time :     9.338
    Info (332115): Slack              :     1.054 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.150
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.150 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.857      5.857  R                    clock network delay
    Info (332115):      5.857      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      6.057      0.200 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      6.132      0.075 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      7.478      1.346 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clrn
    Info (332115):      7.478      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.818      4.818  R                    clock network delay
    Info (332115):      9.765      0.947                       clock pessimism removed
    Info (332115):      9.735     -0.030                       clock uncertainty
    Info (332115):      9.628     -0.107     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Arrival Time  :     7.478
    Info (332115): Data Required Time :     9.628
    Info (332115): Slack              :     2.150 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.167
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.167 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.694      5.694  R                    clock network delay
    Info (332115):      5.694      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.893      0.199 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.042      0.149 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      8.923      2.881 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      8.923      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.498      4.932  R                    clock network delay
    Info (332115):     12.192      0.694                       clock pessimism removed
    Info (332115):     12.142     -0.050                       clock uncertainty
    Info (332115):     12.090     -0.052     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     8.923
    Info (332115): Data Required Time :    12.090
    Info (332115): Slack              :     3.167 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.656
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.656 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.573      4.573  R                    clock network delay
    Info (332115):      4.573      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115):      4.769      0.196 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_1|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      4.869      0.100 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[10]
    Info (332115):      7.452      2.583 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_err|clrn
    Info (332115):      7.452      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.211      4.211  R                    clock network delay
    Info (332115):     12.511      0.300                       clock pessimism removed
    Info (332115):     12.211     -0.300                       clock uncertainty
    Info (332115):     12.108     -0.103     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Arrival Time  :     7.452
    Info (332115): Data Required Time :    12.108
    Info (332115): Slack              :     4.656 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.771
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.771 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.186      9.186  R                    clock network delay
    Info (332115):      9.186      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      9.386      0.200 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      9.386      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      9.770      0.384 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      9.775      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     11.239      1.464 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):     11.279      0.040 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):     11.283      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):     12.119      0.836 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):     12.119      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     15.973      7.973  R                    clock network delay
    Info (332115):     17.163      1.190                       clock pessimism removed
    Info (332115):     16.993     -0.170                       clock uncertainty
    Info (332115):     16.890     -0.103     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    12.119
    Info (332115): Data Required Time :    16.890
    Info (332115): Slack              :     4.771 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.899
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.899 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[8]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.885      3.885  R                    clock network delay
    Info (332115):      3.885      0.000                       system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      4.079      0.194 FF  uTco              i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      4.188      0.109 FF  CELL  High Speed  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~la_lab/laboutb[12]
    Info (332115):      7.929      3.741 FF    IC  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      7.966      0.037 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      7.972      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_mlab/laboutt[15]
    Info (332115):      8.642      0.670 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[8]|clrn
    Info (332115):      8.642      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.560      3.560  R                    clock network delay
    Info (332115):     13.683      0.123                       clock pessimism removed
    Info (332115):     13.653     -0.030                       clock uncertainty
    Info (332115):     13.541     -0.112     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[8]
    Info (332115): Data Arrival Time  :     8.642
    Info (332115): Data Required Time :    13.541
    Info (332115): Slack              :     4.899 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.099
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.099 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     24.000     24.000                       launch edge time
    Info (332115):     33.186      9.186  R                    clock network delay
    Info (332115):     33.186      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):     33.386      0.200 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):     33.386      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):     33.770      0.384 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):     33.775      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     35.243      1.468 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|dataf
    Info (332115):     35.285      0.042 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|combout
    Info (332115):     35.290      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_rst_n~la_lab/laboutt[11]
    Info (332115):     36.469      1.179 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|dprio_rst_n
    Info (332115):     36.469      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     40.615      8.615  R                    clock network delay
    Info (332115):     41.805      1.190                       clock pessimism removed
    Info (332115):     41.635     -0.170                       clock uncertainty
    Info (332115):     41.568     -0.067     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Arrival Time  :    36.469
    Info (332115): Data Required Time :    41.568
    Info (332115): Slack              :     5.099 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.106
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.106 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      7.982      7.982  F                    clock network delay
    Info (332115):      7.982      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115):      8.198      0.216 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_0|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      8.362      0.164 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[7]
    Info (332115):     10.559      2.197 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxerr_o|clrn
    Info (332115):     10.559      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     14.776      6.776  F                    clock network delay
    Info (332115):     15.985      1.209                       clock pessimism removed
    Info (332115):     15.759     -0.226                       clock uncertainty
    Info (332115):     15.665     -0.094     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o
    Info (332115): Data Arrival Time  :    10.559
    Info (332115): Data Required Time :    15.665
    Info (332115): Slack              :     5.106 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.947
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.947 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.503      5.503  R                    clock network delay
    Info (332115):      5.503      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      5.699      0.196 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      5.841      0.142 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      7.403      1.562 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[4]|clrn
    Info (332115):      7.403      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.729      4.729  R                    clock network delay
    Info (332115):     13.509      0.780                       clock pessimism removed
    Info (332115):     13.479     -0.030                       clock uncertainty
    Info (332115):     13.350     -0.129     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Arrival Time  :     7.403
    Info (332115): Data Required Time :    13.350
    Info (332115): Slack              :     5.947 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.751
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.751 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.373      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.570      0.197 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.670      0.100 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      4.951      0.281 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]|clrn
    Info (332115):      4.951      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.531      4.027  R                    clock network delay
    Info (332115):     11.857      0.326                       clock pessimism removed
    Info (332115):     11.827     -0.030                       clock uncertainty
    Info (332115):     11.702     -0.125     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Arrival Time  :     4.951
    Info (332115): Data Required Time :    11.702
    Info (332115): Slack              :     6.751 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.045
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.045 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.815      0.256 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      5.884      0.069 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      7.142      1.258 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.142      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.257      2.257  R                    clock network delay
    Info (332115):     22.187     -0.070                       clock uncertainty
    Info (332115):     22.187      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.142
    Info (332115): Data Required Time :    22.187
    Info (332115): Slack              :    15.045 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.118
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.118 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.466      2.466  R                    clock network delay
    Info (332115):      2.466      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.685      0.219 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.795      0.110 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      4.011      1.216 FF    IC  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      4.011      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     18.847      2.181  F                    clock network delay
    Info (332115):     19.239      0.392                       clock pessimism removed
    Info (332115):     19.209     -0.030                       clock uncertainty
    Info (332115):     19.129     -0.080     uTsu              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Arrival Time  :     4.011
    Info (332115): Data Required Time :    19.129
    Info (332115): Slack              :    15.118 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.147
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.147 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.825      0.266 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.935      0.110 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      7.626      1.691 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.626      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.843      2.843  R                    clock network delay
    Info (332115):     22.773     -0.070                       clock uncertainty
    Info (332115):     22.773      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.626
    Info (332115): Data Required Time :    22.773
    Info (332115): Slack              :    15.147 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.417
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.417 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.815      0.256 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      5.957      0.142 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      6.771      0.814 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.771      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.258      2.258  R                    clock network delay
    Info (332115):     22.188     -0.070                       clock uncertainty
    Info (332115):     22.188      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.771
    Info (332115): Data Required Time :    22.188
    Info (332115): Slack              :    15.417 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.578
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.578 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.815      0.256 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      5.957      0.142 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      6.610      0.653 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.610      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.258      2.258  R                    clock network delay
    Info (332115):     22.188     -0.070                       clock uncertainty
    Info (332115):     22.188      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.610
    Info (332115): Data Required Time :    22.188
    Info (332115): Slack              :    15.578 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.642
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.642 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.815      0.256 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      5.915      0.100 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      6.547      0.632 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.547      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.259      2.259  R                    clock network delay
    Info (332115):     22.189     -0.070                       clock uncertainty
    Info (332115):     22.189      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.547
    Info (332115): Data Required Time :    22.189
    Info (332115): Slack              :    15.642 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.830
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.830 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.824      0.265 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.933      0.109 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      6.943      1.010 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.943      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.843      2.843  R                    clock network delay
    Info (332115):     22.773     -0.070                       clock uncertainty
    Info (332115):     22.773      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.943
    Info (332115): Data Required Time :    22.773
    Info (332115): Slack              :    15.830 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.031
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.031 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.373      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      4.628      0.255 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      4.628      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datae
    Info (332115):      5.004      0.376 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.008      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      7.951      2.943 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      7.951      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.298      1.669  R                    clock network delay
    Info (332115):     24.098     -0.200                       clock uncertainty
    Info (332115):     23.982     -0.116     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     7.951
    Info (332115): Data Required Time :    23.982
    Info (332115): Slack              :    16.031 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.124
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.815      0.256 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      5.916      0.101 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      6.649      0.733 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.649      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.843      2.843  R                    clock network delay
    Info (332115):     22.773     -0.070                       clock uncertainty
    Info (332115):     22.773      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.649
    Info (332115): Data Required Time :    22.773
    Info (332115): Slack              :    16.124 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.169
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.169 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.815      0.256 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      5.957      0.142 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      6.546      0.589 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.546      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.785      2.785  R                    clock network delay
    Info (332115):     22.715     -0.070                       clock uncertainty
    Info (332115):     22.715      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.546
    Info (332115): Data Required Time :    22.715
    Info (332115): Slack              :    16.169 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.320
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.320 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.830      3.830  R                    clock network delay
    Info (332115):      3.830      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.085      0.255 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.186      0.101 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.834      0.648 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.974      0.140 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.978      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      7.530      2.552 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.530      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.040      5.040  R                    clock network delay
    Info (332115):     55.009     -0.031                       clock uncertainty
    Info (332115):     54.850     -0.159     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.530
    Info (332115): Data Required Time :    54.850
    Info (332115): Slack              :    47.320 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.692
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.692 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.830      3.830  R                    clock network delay
    Info (332115):      3.830      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.085      0.255 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.186      0.101 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.766      0.580 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.900      0.134 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.905      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      7.123      2.218 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.123      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.005      5.005  R                    clock network delay
    Info (332115):     54.974     -0.031                       clock uncertainty
    Info (332115):     54.815     -0.159     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.123
    Info (332115): Data Required Time :    54.815
    Info (332115): Slack              :    47.692 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.713
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.713 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.830      3.830  R                    clock network delay
    Info (332115):      3.830      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.085      0.255 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.186      0.101 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.650      0.464 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      4.690      0.040 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.695      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      7.141      2.446 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.141      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.044      5.044  R                    clock network delay
    Info (332115):     55.013     -0.031                       clock uncertainty
    Info (332115):     54.854     -0.159     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.141
    Info (332115): Data Required Time :    54.854
    Info (332115): Slack              :    47.713 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.865
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.865 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.830      3.830  R                    clock network delay
    Info (332115):      3.830      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.085      0.255 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.186      0.101 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.952      0.766 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      5.093      0.141 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      5.098      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      6.970      1.872 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.970      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.025      5.025  R                    clock network delay
    Info (332115):     54.994     -0.031                       clock uncertainty
    Info (332115):     54.835     -0.159     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.970
    Info (332115): Data Required Time :    54.835
    Info (332115): Slack              :    47.865 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.269
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.269 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.218      4.218  R                    clock network delay
    Info (332115):      4.218      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115):      4.377      0.159 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q
    Info (332115):      4.453      0.076 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]
    Info (332115):      4.603      0.150 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clrn
    Info (332115):      4.603      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.568      4.568  R                    clock network delay
    Info (332115):      4.238     -0.330                       clock pessimism removed
    Info (332115):      4.238      0.000                       clock uncertainty
    Info (332115):      4.334      0.096      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Arrival Time  :     4.603
    Info (332115): Data Required Time :     4.334
    Info (332115): Slack              :     0.269 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.281
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.668      4.668  R                    clock network delay
    Info (332115):      4.668      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.830      0.162 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.885      0.055 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.013      0.128 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clrn
    Info (332115):      5.013      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.656      5.656  R                    clock network delay
    Info (332115):      4.669     -0.987                       clock pessimism removed
    Info (332115):      4.669      0.000                       clock uncertainty
    Info (332115):      4.732      0.063      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Arrival Time  :     5.013
    Info (332115): Data Required Time :     4.732
    Info (332115): Slack              :     0.281 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.285
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.285 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.631      3.631  R                    clock network delay
    Info (332115):      3.631      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      3.793      0.162 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      3.873      0.080 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18]
    Info (332115):      4.005      0.132 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      4.005      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.901      3.901  R                    clock network delay
    Info (332115):      3.648     -0.253                       clock pessimism removed
    Info (332115):      3.648      0.000                       clock uncertainty
    Info (332115):      3.720      0.072      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     4.005
    Info (332115): Data Required Time :     3.720
    Info (332115): Slack              :     0.285 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.293
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.293 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.777      6.777  F                    clock network delay
    Info (332115):      6.777      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd
    Info (332115):      6.948      0.171 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|reset_ff_rd|q
    Info (332115):      7.030      0.082 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd~la_lab/laboutt[17]
    Info (332115):      7.193      0.163 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_RD|b_out[2]|clrn
    Info (332115):      7.193      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      8.029      8.029  F                    clock network delay
    Info (332115):      6.797     -1.232                       clock pessimism removed
    Info (332115):      6.797      0.000                       clock uncertainty
    Info (332115):      6.900      0.103      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Data Arrival Time  :     7.193
    Info (332115): Data Required Time :     6.900
    Info (332115): Slack              :     0.293 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.027      4.027  R                    clock network delay
    Info (332115):      4.027      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.188      0.161 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.264      0.076 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      4.419      0.155 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      4.419      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.027     -0.346                       clock pessimism removed
    Info (332115):      4.027      0.000                       clock uncertainty
    Info (332115):      4.107      0.080      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     4.419
    Info (332115): Data Required Time :     4.107
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.353
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.353 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.677      4.677  R                    clock network delay
    Info (332115):      4.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      4.837      0.160 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      4.946      0.109 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      5.104      0.158 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[0].sync_r[1]|clrn
    Info (332115):      5.104      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.503      5.503  R                    clock network delay
    Info (332115):      4.677     -0.826                       clock pessimism removed
    Info (332115):      4.677      0.000                       clock uncertainty
    Info (332115):      4.751      0.074      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Arrival Time  :     5.104
    Info (332115): Data Required Time :     4.751
    Info (332115): Slack              :     0.353 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.476
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.476 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.861      4.861  R                    clock network delay
    Info (332115):      4.861      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.026      0.165 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.082      0.056 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.421      0.339 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[2]|clrn
    Info (332115):      5.421      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.836      5.836  R                    clock network delay
    Info (332115):      4.859     -0.977                       clock pessimism removed
    Info (332115):      4.859      0.000                       clock uncertainty
    Info (332115):      4.945      0.086      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Arrival Time  :     5.421
    Info (332115): Data Required Time :     4.945
    Info (332115): Slack              :     0.476 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.631
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.631 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.977      1.977  R                    clock network delay
    Info (332115):      1.977      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.158      0.181 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.242      0.084 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      2.896      0.654 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_9[3]|clrn
    Info (332115):      2.896      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.420      2.420  R                    clock network delay
    Info (332115):      2.177     -0.243                       clock pessimism removed
    Info (332115):      2.177      0.000                       clock uncertainty
    Info (332115):      2.265      0.088      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Arrival Time  :     2.896
    Info (332115): Data Required Time :     2.265
    Info (332115): Slack              :     0.631 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.872
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.872 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      7.976      7.976  R                    clock network delay
    Info (332115):      7.976      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      8.141      0.165 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      8.141      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      8.456      0.315 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      8.459      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      9.675      1.216 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|clrn
    Info (332115):      9.675      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.750      9.750  R                    clock network delay
    Info (332115):      8.560     -1.190                       clock pessimism removed
    Info (332115):      8.730      0.170                       clock uncertainty
    Info (332115):      8.803      0.073      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     9.675
    Info (332115): Data Required Time :     8.803
    Info (332115): Slack              :     0.872 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.202
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.202 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.849      4.849  R                    clock network delay
    Info (332115):      4.849      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.012      0.163 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.125      0.113 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      7.406      2.281 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.406      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.867      5.867  R                    clock network delay
    Info (332115):      5.173     -0.694                       clock pessimism removed
    Info (332115):      5.173      0.000                       clock uncertainty
    Info (332115):      5.204      0.031      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.406
    Info (332115): Data Required Time :     5.204
    Info (332115): Slack              :     2.202 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.324
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.324 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      7.976      7.976  R                    clock network delay
    Info (332115):      7.976      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      8.141      0.165 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      8.141      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      8.456      0.315 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      8.459      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      9.687      1.228 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      9.717      0.030 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      9.719      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):     10.403      0.684 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):     10.403      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.183      9.183  R                    clock network delay
    Info (332115):      7.993     -1.190                       clock pessimism removed
    Info (332115):      7.993      0.000                       clock uncertainty
    Info (332115):      8.079      0.086      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    10.403
    Info (332115): Data Required Time :     8.079
    Info (332115): Slack              :     2.324 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.264
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.264 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.688      1.571  R                    clock network delay
    Info (332115):      1.688      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.115      0.427 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      4.007      1.892 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datab
    Info (332115):      4.162      0.155 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      4.164      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      6.458      2.294 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      6.458      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.350      2.233  R                    clock network delay
    Info (332115):      1.974     -0.376                       clock pessimism removed
    Info (332115):      2.114      0.140                       clock uncertainty
    Info (332115):      2.194      0.080      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     6.458
    Info (332115): Data Required Time :     2.194
    Info (332115): Slack              :     4.264 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.020
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      4.889      0.160 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      4.973      0.084 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      5.396      0.423 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.396      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.694      4.306  R                    clock network delay
    Info (332115):     -5.624      0.070                       clock uncertainty
    Info (332115):     -5.624      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.396
    Info (332115): Data Required Time :    -5.624
    Info (332115): Slack              :    11.020 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.028
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      4.890      0.161 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      4.942      0.052 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      5.463      0.521 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.463      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.635      4.365  R                    clock network delay
    Info (332115):     -5.565      0.070                       clock uncertainty
    Info (332115):     -5.565      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.463
    Info (332115): Data Required Time :    -5.565
    Info (332115): Slack              :    11.028 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.274
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      4.899      0.170 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.008      0.109 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      5.709      0.701 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.709      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.635      4.365  R                    clock network delay
    Info (332115):     -5.565      0.070                       clock uncertainty
    Info (332115):     -5.565      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.709
    Info (332115): Data Required Time :    -5.565
    Info (332115): Slack              :    11.274 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.701
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.701 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      4.899      0.170 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.012      0.113 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      6.136      1.124 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.136      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.635      4.365  R                    clock network delay
    Info (332115):     -5.565      0.070                       clock uncertainty
    Info (332115):     -5.565      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.136
    Info (332115): Data Required Time :    -5.565
    Info (332115): Slack              :    11.701 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.023
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      4.889      0.160 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      4.941      0.052 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      5.387      0.446 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.387      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.706      3.294  R                    clock network delay
    Info (332115):     -6.636      0.070                       clock uncertainty
    Info (332115):     -6.636      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.387
    Info (332115): Data Required Time :    -6.636
    Info (332115): Slack              :    12.023 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.087
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      4.889      0.160 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      4.973      0.084 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      5.450      0.477 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.450      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.707      3.293  R                    clock network delay
    Info (332115):     -6.637      0.070                       clock uncertainty
    Info (332115):     -6.637      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.450
    Info (332115): Data Required Time :    -6.637
    Info (332115): Slack              :    12.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.217
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.217 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      4.889      0.160 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      4.973      0.084 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      5.579      0.606 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.579      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.708      3.292  R                    clock network delay
    Info (332115):     -6.638      0.070                       clock uncertainty
    Info (332115):     -6.638      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.579
    Info (332115): Data Required Time :    -6.638
    Info (332115): Slack              :    12.217 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.504
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.504 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.729      4.729  R                    clock network delay
    Info (332115):      4.729      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      4.889      0.160 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      4.965      0.076 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      5.866      0.901 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.866      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.708      3.292  R                    clock network delay
    Info (332115):     -6.638      0.070                       clock uncertainty
    Info (332115):     -6.638      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.866
    Info (332115): Data Required Time :    -6.638
    Info (332115): Slack              :    12.504 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.344
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.344 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.596      3.596  R                    clock network delay
    Info (332115):      3.596      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.755      0.159 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.755      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.052      0.297 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.054      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      5.534      1.480 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.534      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.883      6.117  R                    clock network delay
    Info (332115):    -43.822      0.061                       clock uncertainty
    Info (332115):    -43.810      0.012      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.534
    Info (332115): Data Required Time :   -43.810
    Info (332115): Slack              :    49.344 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.605
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.605 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.554      3.554  R                    clock network delay
    Info (332115):      3.554      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.715      0.161 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.715      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.007      0.292 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.008      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      5.773      1.765 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.773      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.905      6.095  R                    clock network delay
    Info (332115):    -43.844      0.061                       clock uncertainty
    Info (332115):    -43.832      0.012      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.773
    Info (332115): Data Required Time :   -43.832
    Info (332115): Slack              :    49.605 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.748
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.748 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.578      3.578  R                    clock network delay
    Info (332115):      3.578      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      3.742      0.164 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      3.798      0.056 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[18]
    Info (332115):      3.934      0.136 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      3.966      0.032 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.968      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      5.954      1.986 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.954      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.867      6.133  R                    clock network delay
    Info (332115):    -43.806      0.061                       clock uncertainty
    Info (332115):    -43.794      0.012      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.954
    Info (332115): Data Required Time :   -43.794
    Info (332115): Slack              :    49.748 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.805
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.805 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.572      3.572  R                    clock network delay
    Info (332115):      3.572      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.732      0.160 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.732      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.029      0.297 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.031      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      6.016      1.985 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.016      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.862      6.138  R                    clock network delay
    Info (332115):    -43.801      0.061                       clock uncertainty
    Info (332115):    -43.789      0.012      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.016
    Info (332115): Data Required Time :   -43.789
    Info (332115): Slack              :    49.805 
    Info (332115): ===================================================================
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is 0.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.229               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.297               0.000 sys_clk_100mhz 
    Info (332119):     0.409               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.633               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.773               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.981               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.049               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.137               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.155               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.189               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     3.382               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     4.336               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     4.511               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     4.627               0.000 eth_ref_clk 
    Info (332119):     4.637               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.063               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     6.327               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     6.371               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.932               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.239               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     7.317               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    13.606               0.000 altera_reserved_tck 
    Info (332119):    29.961               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
Info (332146): Worst-case hold slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.032               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.032               0.000 sys_clk_100mhz 
    Info (332119):     0.034               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.035               0.000 altera_reserved_tck 
    Info (332119):     0.036               0.000 eth_ref_clk 
    Info (332119):     0.036               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.047               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     0.049               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.053               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.104               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     0.292               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.339               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.504               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     0.515               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.594               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     0.623               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.659               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.824               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.891               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.959               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.988               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.990               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.023               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
Info (332146): Worst-case recovery slack is 1.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.253               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     2.297               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     3.290               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     4.894               0.000 eth_ref_clk 
    Info (332119):     4.910               0.000 sys_clk_100mhz 
    Info (332119):     4.995               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     5.299               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     5.349               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     6.128               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.753               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):    14.941               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    15.112               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.180               0.000 altera_reserved_tck 
    Info (332119):    15.228               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    15.368               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    15.440               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    15.729               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    15.976               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    15.992               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.377               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    47.569               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    47.957               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    48.019               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    48.145               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.270               0.000 eth_ref_clk 
    Info (332119):     0.286               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.287               0.000 sys_clk_100mhz 
    Info (332119):     0.290               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.308               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.357               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.440               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.559               0.000 altera_reserved_tck 
    Info (332119):     0.745               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     2.087               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     2.123               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     3.917               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    11.029               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    11.033               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.245               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    11.594               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.129               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.211               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.307               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    12.551               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    49.149               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    49.400               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    49.543               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    49.562               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 ddr3_dqs_p[0]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[1]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[2]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[3]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[4]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[5]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[6]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[7]_IN 
    Info (332119):     0.278               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     0.442               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk 
    Info (332119):     0.448               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_10 
    Info (332119):     0.449               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_9 
    Info (332119):     0.450               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_8 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_0 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_2 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_3 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_6 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_7 
    Info (332119):     0.462               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_1 
    Info (332119):     0.462               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_4 
    Info (332119):     0.462               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_5 
    Info (332119):     0.465               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_1 
    Info (332119):     0.465               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_2 
    Info (332119):     0.704               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0] 
    Info (332119):     0.809               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_0 
    Info (332119):     0.809               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_1 
    Info (332119):     0.809               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_2 
    Info (332119):     1.222               0.000 rx_ref_clk 
    Info (332119):     1.436               0.000 tx_ref_clk 
    Info (332119):     1.487               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.612               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.614               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.679               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.679               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.679               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.679               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.748               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.748               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.748               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.837               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.837               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.837               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.837               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.879               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.879               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.879               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.879               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.894               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     3.581               0.000 eth_ref_clk 
    Info (332119):     3.630               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     3.650               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     3.734               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.873               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.605               0.000 sys_clk_100mhz 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):    15.859               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):    16.478               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 6.052 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.239 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.263 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.303 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.393 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.407 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.465 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.487 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.552 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.635 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.650 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.652 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.673 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.682 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.686 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.718 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.755 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332163): Slow 900mV -40C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  0.933  3.001  2.068 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.359  3.001  1.642 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.000  3.001  1.001 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.049  3.001  0.952 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.164  4.000  0.836 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}]
    Info (332163):   [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}]  max 
    Info (332163): set_net_delay  3.290  6.000  2.710 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  4.476  6.000  1.524 [get_pins -compatibility_mode {*|q}]
    Info (332163):    [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}]  max 
    Info (332163): set_net_delay  5.245  6.000  0.755 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.346  6.000  0.654 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.384  6.000  0.616 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.470  6.000  0.530 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.505  6.000  0.495 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.509  6.000  0.491 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.553  6.000  0.447 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.556  6.000  0.444 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.643  6.000  0.357 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.659  6.000  0.341 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 993 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 993
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.604
    Info (332114): Worst Case Available Settling Time: 2.864 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_trc56rq
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_trc56rq INSTANCE: i_system_bd|sys_ddr3_cntrl
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.461
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.292
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.229
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.260
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 18.378
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 3.917
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.937
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.753
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.308
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_trc56rq - Instance: i_system_bd|sys_ddr3_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV -40C Model)                     |  0.065  0.065
Info: Core (Slow 900mV -40C Model)                                |  0.229  0.053
Info: Core Recovery/Removal (Slow 900mV -40C Model)               |  6.753  0.308
Info: DQS Gating (Slow 900mV -40C Model)                          |  0.054  0.054
Info: Read Capture (Slow 900mV -40C Model)                        |  0.014  0.014
Info: Write (Slow 900mV -40C Model)                               |  0.016  0.016
Info: Write Levelling (Slow 900mV -40C Model)                     |  0.119  0.119
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.229
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.229 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
    Info (332115): Multicycle - Setup Start : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.295      2.178  R                    clock network delay
    Info (332115):      2.295      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      3.010      0.715 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready
    Info (332115):      4.206      1.196 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf
    Info (332115):      4.248      0.042 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout
    Info (332115):      4.252      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]
    Info (332115):      5.690      1.438 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[194]|ena
    Info (332115):      5.690      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.588      1.719  R                    clock network delay
    Info (332115):      5.998      0.410                       clock pessimism removed
    Info (332115):      5.878     -0.120                       clock uncertainty
    Info (332115):      5.919      0.041     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]
    Info (332115): Data Arrival Time  :     5.690
    Info (332115): Data Required Time :     5.919
    Info (332115): Slack              :     0.229 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.297
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.297 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115): To Node      : flash_data[8]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.899      3.899  R                    clock network delay
    Info (332115):      3.899      0.000                       system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115):      4.109      0.210 RR  uTco              i_system_bd|sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29|q
    Info (332115):      4.237      0.128 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29~la_lab/laboutt[5]
    Info (332115):      5.213      0.976 RF    IC  High Speed  flash_data[8]~output|oe
    Info (332115):      7.673      2.460 FR  CELL              flash_data[8]~output|o
    Info (332115):      7.673      0.000 RR  CELL              flash_data[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     10.000      0.000  R                    clock network delay
    Info (332115):      9.970     -0.030                       clock uncertainty
    Info (332115):      7.970     -2.000  R  oExt              flash_data[8]
    Info (332115): Data Arrival Time  :     7.673
    Info (332115): Data Required Time :     7.970
    Info (332115): Slack              :     0.297 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.409
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.409 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.943      5.943  R                    clock network delay
    Info (332115):      5.943      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115):      6.279      0.336 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[20]
    Info (332115):      6.279      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[20]
    Info (332115):      7.164      0.885 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux21~0|dataf
    Info (332115):      7.206      0.042 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux21~0|combout
    Info (332115):      7.211      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux21~0~la_mlab/laboutt[3]
    Info (332115):      7.433      0.222 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux60~0|datac
    Info (332115):      7.584      0.151 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux60~0|combout
    Info (332115):      7.589      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux60~0~la_mlab/laboutb[12]
    Info (332115):      7.786      0.197 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datad
    Info (332115):      7.936      0.150 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout
    Info (332115):      7.941      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutt[6]
    Info (332115):      8.098      0.157 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad
    Info (332115):      8.232      0.134 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout
    Info (332115):      8.237      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutb[9]
    Info (332115):      8.390      0.153 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datad
    Info (332115):      8.566      0.176 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout
    Info (332115):      8.571      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutb[1]
    Info (332115):      8.824      0.253 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|datae
    Info (332115):      9.005      0.181 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout
    Info (332115):      9.010      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[14]
    Info (332115):      9.306      0.296 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]~RTM_3|asdata
    Info (332115):      9.306      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.712      4.712  R                    clock network delay
    Info (332115):      9.606      0.894                       clock pessimism removed
    Info (332115):      9.540     -0.066                       clock uncertainty
    Info (332115):      9.715      0.175     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]~RTM_3
    Info (332115): Data Arrival Time  :     9.306
    Info (332115): Data Required Time :     9.715
    Info (332115): Slack              :     0.409 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.461
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.461 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[569]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.354      2.237  R                    clock network delay
    Info (332115):      2.354      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[569]
    Info (332115):      2.564      0.210 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[569]|q
    Info (332115):      2.687      0.123 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[569]~la_lab/laboutb[5]
    Info (332115):      5.029      2.342 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[79]
    Info (332115):      5.029      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.432      1.563  R                    clock network delay
    Info (332115):      5.447      0.015                       clock pessimism removed
    Info (332115):      5.204     -0.243                       clock uncertainty
    Info (332115):      5.490      0.286     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.029
    Info (332115): Data Required Time :     5.490
    Info (332115): Slack              :     0.461 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.633
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.633 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.331      2.214  R                    clock network delay
    Info (332115):      2.331      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115):      2.550      0.219 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[240]|q
    Info (332115):      2.675      0.125 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]~la_mlab/laboutt[4]
    Info (332115):      4.897      2.222 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[83]
    Info (332115):      4.897      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.417      1.548  R                    clock network delay
    Info (332115):      5.432      0.015                       clock pessimism removed
    Info (332115):      5.189     -0.243                       clock uncertainty
    Info (332115):      5.530      0.341     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     4.897
    Info (332115): Data Required Time :     5.530
    Info (332115): Slack              :     0.633 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.773
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.773 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.358      2.241  R                    clock network delay
    Info (332115):      2.358      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115):      2.567      0.209 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|q
    Info (332115):      2.645      0.078 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]~la_lab/laboutt[14]
    Info (332115):      3.996      1.351 FF    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|dataf
    Info (332115):      4.038      0.042 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|combout
    Info (332115):      4.042      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3~la_lab/laboutb[4]
    Info (332115):      5.339      1.297 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[37]
    Info (332115):      5.339      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.467      1.598  R                    clock network delay
    Info (332115):      5.877      0.410                       clock pessimism removed
    Info (332115):      5.727     -0.150                       clock uncertainty
    Info (332115):      6.112      0.385     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     5.339
    Info (332115): Data Required Time :     6.112
    Info (332115): Slack              :     0.773 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.981
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.981 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.833      5.833  R                    clock network delay
    Info (332115):      5.833      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115):      6.044      0.211 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[37]|q
    Info (332115):      6.113      0.069 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]~la_mlab/laboutb[6]
    Info (332115):      9.001      2.888 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[37]
    Info (332115):      9.001      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.138      5.138  R                    clock network delay
    Info (332115):     10.038      0.900                       clock pessimism removed
    Info (332115):     10.007     -0.031                       clock uncertainty
    Info (332115):      9.982     -0.025     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     9.001
    Info (332115): Data Required Time :     9.982
    Info (332115): Slack              :     0.981 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.049
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.049 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.840      5.840  R                    clock network delay
    Info (332115):      5.840      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115):      6.050      0.210 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[35]|q
    Info (332115):      6.163      0.113 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]~la_lab/laboutb[12]
    Info (332115):      8.830      2.667 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      8.830      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.114      5.114  R                    clock network delay
    Info (332115):     10.014      0.900                       clock pessimism removed
    Info (332115):      9.983     -0.031                       clock uncertainty
    Info (332115):      9.879     -0.104     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.830
    Info (332115): Data Required Time :     9.879
    Info (332115): Slack              :     1.049 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.137
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.137 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.839      5.839  R                    clock network delay
    Info (332115):      5.839      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115):      6.048      0.209 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[35]|q
    Info (332115):      6.118      0.070 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]~la_lab/laboutt[18]
    Info (332115):      8.732      2.614 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      8.732      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.104      5.104  R                    clock network delay
    Info (332115):     10.004      0.900                       clock pessimism removed
    Info (332115):      9.973     -0.031                       clock uncertainty
    Info (332115):      9.869     -0.104     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.732
    Info (332115): Data Required Time :     9.869
    Info (332115): Slack              :     1.137 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.155
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.155 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.834      5.834  R                    clock network delay
    Info (332115):      5.834      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115):      6.044      0.210 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[8]|q
    Info (332115):      6.157      0.113 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]~la_lab/laboutb[0]
    Info (332115):      8.751      2.594 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      8.751      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      9.104      5.104  R                    clock network delay
    Info (332115):     10.004      0.900                       clock pessimism removed
    Info (332115):      9.973     -0.031                       clock uncertainty
    Info (332115):      9.906     -0.067     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.751
    Info (332115): Data Required Time :     9.906
    Info (332115): Slack              :     1.155 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.189
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.189 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.819      5.819  R                    clock network delay
    Info (332115):      5.819      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115):      6.039      0.220 FF  uTco              i_system_bd|util_ad9144_upack|g_dmx[2].i_dmx|dac_data_int_0[9]|q
    Info (332115):      6.153      0.114 FF  CELL  High Speed  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]~la_mlab/laboutb[0]
    Info (332115):      8.673      2.520 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|datad
    Info (332115):      8.817      0.144 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|combout
    Info (332115):      8.817      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|dac_data[41]|d
    Info (332115):      8.817      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.880      4.880  R                    clock network delay
    Info (332115):      9.780      0.900                       clock pessimism removed
    Info (332115):      9.750     -0.030                       clock uncertainty
    Info (332115):     10.006      0.256     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Arrival Time  :     8.817
    Info (332115): Data Required Time :    10.006
    Info (332115): Slack              :     1.189 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.382
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.382 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       launch edge time
    Info (332115):     12.314      8.314  R                    clock network delay
    Info (332115):     12.314      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115):     12.533      0.219 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]|q
    Info (332115):     12.691      0.158 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]~la_lab/laboutt[7]
    Info (332115):     12.814      0.123 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.rx_reg[2]|asdata
    Info (332115):     12.814      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     14.881      6.881  F                    clock network delay
    Info (332115):     16.247      1.366                       clock pessimism removed
    Info (332115):     16.021     -0.226                       clock uncertainty
    Info (332115):     16.196      0.175     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Arrival Time  :    12.814
    Info (332115): Data Required Time :    16.196
    Info (332115): Slack              :     3.382 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.336
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[23]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.733      5.733  R                    clock network delay
    Info (332115):      5.733      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[23]
    Info (332115):      6.298      0.565 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a23|portadataout[0]
    Info (332115):      7.485      1.187 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[23]
    Info (332115):      7.485      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.584      5.018  R                    clock network delay
    Info (332115):     12.436      0.852                       clock pessimism removed
    Info (332115):     12.386     -0.050                       clock uncertainty
    Info (332115):     11.821     -0.565     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.485
    Info (332115): Data Required Time :    11.821
    Info (332115): Slack              :     4.336 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.511
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.511 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:164: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.592      4.592  R                    clock network delay
    Info (332115):      4.592      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115):      4.802      0.210 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[6]|q
    Info (332115):      4.871      0.069 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]~la_mlab/laboutb[13]
    Info (332115):      7.698      2.827 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[6]
    Info (332115):      7.698      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     11.801      5.001  R                    clock network delay
    Info (332115):     12.124      0.323                       clock pessimism removed
    Info (332115):     11.714     -0.410                       clock uncertainty
    Info (332115):     12.209      0.495     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :     7.698
    Info (332115): Data Required Time :    12.209
    Info (332115): Slack              :     4.511 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.627
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.627 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.576      4.576  R                    clock network delay
    Info (332115):      4.576      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[3]
    Info (332115):      4.784      0.208 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|wr_b_rptr[3]|q
    Info (332115):      4.935      0.151 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[3]~la_lab/laboutb[12]
    Info (332115):      5.245      0.310 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[3]~1|dataa
    Info (332115):      5.643      0.398 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[3]~1|cout
    Info (332115):      5.643      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[4]~5|cin
    Info (332115):      5.666      0.023 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[5]~25|cout
    Info (332115):      5.666      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[6]~29|cin
    Info (332115):      5.698      0.032 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[7]~33|cout
    Info (332115):      5.698      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[8]~37|cin
    Info (332115):      5.880      0.182 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|ptr_rck_diff[8]~37|sumout
    Info (332115):      5.884      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|ptr_rck_diff[8]~37~la_lab/laboutt[16]
    Info (332115):      6.017      0.133 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~1|datab
    Info (332115):      6.257      0.240 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~1|combout
    Info (332115):      6.260      0.003 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~1~la_lab/laboutb[16]
    Info (332115):      6.398      0.138 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~2|datae
    Info (332115):      6.494      0.096 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~2|combout
    Info (332115):      6.499      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~2~la_mlab/laboutb[15]
    Info (332115):      7.598      1.099 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|always6~0|datab
    Info (332115):      7.813      0.215 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|always6~0|combout
    Info (332115):      7.813      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|empty_flag~RTM|d
    Info (332115):      7.813      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.158      4.158  R                    clock network delay
    Info (332115):     12.480      0.322                       clock pessimism removed
    Info (332115):     12.180     -0.300                       clock uncertainty
    Info (332115):     12.440      0.260     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~RTM
    Info (332115): Data Arrival Time  :     7.813
    Info (332115): Data Required Time :    12.440
    Info (332115): Slack              :     4.627 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.637
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.637 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      5.809      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115):      6.071      0.262 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[1]|q
    Info (332115):      6.229      0.158 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]~la_mlab/laboutb[7]
    Info (332115):      7.304      1.075 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|datab
    Info (332115):      7.534      0.230 RF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|combout
    Info (332115):      7.538      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~0~la_lab/laboutt[0]
    Info (332115):      8.914      1.376 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|dataf
    Info (332115):      8.957      0.043 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|combout
    Info (332115):      8.961      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~2~la_lab/laboutt[15]
    Info (332115):      9.090      0.129 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|dataa
    Info (332115):      9.333      0.243 FR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|combout
    Info (332115):      9.333      0.000 RR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|d
    Info (332115):      9.333      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.908      4.908  R                    clock network delay
    Info (332115):     13.790      0.882                       clock pessimism removed
    Info (332115):     13.760     -0.030                       clock uncertainty
    Info (332115):     13.970      0.210     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     9.333
    Info (332115): Data Required Time :    13.970
    Info (332115): Slack              :     4.637 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.063
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.063 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.423      4.423  R                    clock network delay
    Info (332115):      4.423      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115):      4.638      0.215 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|q
    Info (332115):      4.812      0.174 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3~la_mlab/laboutb[12]
    Info (332115):      5.030      0.218 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datab
    Info (332115):      5.275      0.245 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      5.280      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0~la_mlab/laboutb[15]
    Info (332115):      5.443      0.163 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      5.782      0.339 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      5.787      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_mlab/laboutb[10]
    Info (332115):      5.936      0.149 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|asdata
    Info (332115):      5.936      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.561      4.057  R                    clock network delay
    Info (332115):     11.927      0.366                       clock pessimism removed
    Info (332115):     11.897     -0.030                       clock uncertainty
    Info (332115):     11.999      0.102     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Arrival Time  :     5.936
    Info (332115): Data Required Time :    11.999
    Info (332115): Slack              :     6.063 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.327
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.327 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.843      3.843  R                    clock network delay
    Info (332115):      3.843      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115):      4.113      0.270 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[5]|q
    Info (332115):      4.200      0.087 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]~la_mlab/laboutt[14]
    Info (332115):      7.586      3.386 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      7.586      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.779      3.779  R                    clock network delay
    Info (332115):     14.000      0.221                       clock pessimism removed
    Info (332115):     13.970     -0.030                       clock uncertainty
    Info (332115):     13.913     -0.057     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.586
    Info (332115): Data Required Time :    13.913
    Info (332115): Slack              :     6.327 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.371
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.371 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.847      3.847  R                    clock network delay
    Info (332115):      3.847      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115):      4.130      0.283 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[8]|q
    Info (332115):      4.262      0.132 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]~la_mlab/laboutb[19]
    Info (332115):      7.601      3.339 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[8]
    Info (332115):      7.601      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.785      3.785  R                    clock network delay
    Info (332115):     14.006      0.221                       clock pessimism removed
    Info (332115):     13.976     -0.030                       clock uncertainty
    Info (332115):     13.972     -0.004     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.601
    Info (332115): Data Required Time :    13.972
    Info (332115): Slack              :     6.371 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.932
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.932 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.837      3.837  R                    clock network delay
    Info (332115):      3.837      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115):      4.107      0.270 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[4]|q
    Info (332115):      4.186      0.079 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]~la_lab/laboutb[6]
    Info (332115):      6.980      2.794 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[4]
    Info (332115):      6.980      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.780      3.780  R                    clock network delay
    Info (332115):     14.001      0.221                       clock pessimism removed
    Info (332115):     13.971     -0.030                       clock uncertainty
    Info (332115):     13.912     -0.059     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.980
    Info (332115): Data Required Time :    13.912
    Info (332115): Slack              :     6.932 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.239
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.239 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.304      9.304  R                    clock network delay
    Info (332115):      9.304      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115):      9.580      0.276 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[0]|q
    Info (332115):      9.732      0.152 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]~la_lab/laboutt[12]
    Info (332115):      9.920      0.188 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|datab
    Info (332115):     10.171      0.251 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|combout
    Info (332115):     10.171      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|d
    Info (332115):     10.171      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     16.014      8.014  R                    clock network delay
    Info (332115):     17.304      1.290                       clock pessimism removed
    Info (332115):     17.134     -0.170                       clock uncertainty
    Info (332115):     17.410      0.276     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    10.171
    Info (332115): Data Required Time :    17.410
    Info (332115): Slack              :     7.239 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.317
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.317 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.804      3.804  R                    clock network delay
    Info (332115):      3.804      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115):      4.074      0.270 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE|q
    Info (332115):      4.203      0.129 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE~la_lab/laboutb[7]
    Info (332115):      6.597      2.394 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      6.597      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.780      3.780  R                    clock network delay
    Info (332115):     14.001      0.221                       clock pessimism removed
    Info (332115):     13.971     -0.030                       clock uncertainty
    Info (332115):     13.914     -0.057     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.597
    Info (332115): Data Required Time :    13.914
    Info (332115): Slack              :     7.317 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.606
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.606 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.604      2.604  R                    clock network delay
    Info (332115):      2.604      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      2.840      0.236 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      2.954      0.114 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~la_mlab/laboutt[16]
    Info (332115):      4.378      1.424 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|datab
    Info (332115):      4.590      0.212 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|combout
    Info (332115):      4.595      0.005 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0~la_mlab/laboutt[5]
    Info (332115):      4.954      0.359 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|dataa
    Info (332115):      5.166      0.212 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|combout
    Info (332115):      5.166      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      5.166      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     18.309      1.643  F                    clock network delay
    Info (332115):     18.559      0.250                       clock pessimism removed
    Info (332115):     18.529     -0.030                       clock uncertainty
    Info (332115):     18.772      0.243     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Arrival Time  :     5.166
    Info (332115): Data Required Time :    18.772
    Info (332115): Slack              :    13.606 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 29.961
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 29.961 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.883      9.883  R                    clock network delay
    Info (332115):      9.883      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115):     10.170      0.287 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[6]|q
    Info (332115):     10.328      0.158 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]~la_lab/laboutb[11]
    Info (332115):     10.850      0.522 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|datab
    Info (332115):     11.109      0.259 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|combout
    Info (332115):     11.113      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|WideAnd1~0~la_lab/laboutt[4]
    Info (332115):     11.575      0.462 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|dataa
    Info (332115):     11.834      0.259 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|combout
    Info (332115):     11.834      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|d
    Info (332115):     11.834      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     40.440      8.440  R                    clock network delay
    Info (332115):     41.878      1.438                       clock pessimism removed
    Info (332115):     41.512     -0.366                       clock uncertainty
    Info (332115):     41.795      0.283     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :    11.834
    Info (332115): Data Required Time :    41.795
    Info (332115): Slack              :    29.961 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.873      6.873  F                    clock network delay
    Info (332115):      6.873      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress
    Info (332115):      7.065      0.192 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|q
    Info (332115):      7.065      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxdv_o~1|datad
    Info (332115):      7.361      0.296 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxdv_o~1|combout
    Info (332115):      7.361      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|d
    Info (332115):      7.361      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      8.245      8.245  F                    clock network delay
    Info (332115):      6.873     -1.372                       clock pessimism removed
    Info (332115):      6.873      0.000                       clock uncertainty
    Info (332115):      7.340      0.467      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress
    Info (332115): Data Arrival Time  :     7.361
    Info (332115): Data Required Time :     7.340
    Info (332115): Slack              :     0.021 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.032
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.890      4.890  R                    clock network delay
    Info (332115):      4.890      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset
    Info (332115):      5.083      0.193 FF  uTco              i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|q
    Info (332115):      5.083      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset~1|datad
    Info (332115):      5.385      0.302 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset~1|combout
    Info (332115):      5.385      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|d
    Info (332115):      5.385      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.857      5.857  R                    clock network delay
    Info (332115):      4.891     -0.966                       clock pessimism removed
    Info (332115):      4.891      0.000                       clock uncertainty
    Info (332115):      5.353      0.462      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset
    Info (332115): Data Arrival Time  :     5.385
    Info (332115): Data Required Time :     5.353
    Info (332115): Slack              :     0.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.032
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_mem_baddr[31]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_mem_baddr[31]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.601      3.601  R                    clock network delay
    Info (332115):      3.601      0.000                       system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_mem_baddr[31]
    Info (332115):      3.794      0.193 FF  uTco              i_system_bd|sys_cpu|cpu|A_mem_baddr[31]|q
    Info (332115):      3.794      0.000 FF  CELL  High Speed  i_system_bd|sys_cpu|cpu|A_mem_baddr[31]~RTMUX|datad
    Info (332115):      4.096      0.302 FF  CELL  High Speed  i_system_bd|sys_cpu|cpu|A_mem_baddr[31]~RTMUX|combout
    Info (332115):      4.096      0.000 FF  CELL  High Speed  i_system_bd|sys_cpu|cpu|A_mem_baddr[31]|d
    Info (332115):      4.096      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_mem_baddr[31]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.890      3.890  R                    clock network delay
    Info (332115):      3.602     -0.288                       clock pessimism removed
    Info (332115):      3.602      0.000                       clock uncertainty
    Info (332115):      4.064      0.462      uTh              system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_mem_baddr[31]
    Info (332115): Data Arrival Time  :     4.096
    Info (332115): Data Required Time :     4.064
    Info (332115): Slack              :     0.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.034
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.034 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.772      1.655  R                    clock network delay
    Info (332115):      1.772      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115):      1.964      0.192 FF  uTco              i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|q
    Info (332115):      1.964      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|datad
    Info (332115):      2.266      0.302 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|combout
    Info (332115):      2.266      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|d
    Info (332115):      2.266      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.338      2.221  R                    clock network delay
    Info (332115):      1.771     -0.567                       clock pessimism removed
    Info (332115):      1.771      0.000                       clock uncertainty
    Info (332115):      2.232      0.461      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Arrival Time  :     2.266
    Info (332115): Data Required Time :     2.232
    Info (332115): Slack              :     0.034 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.035
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.035 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.156      2.156  R                    clock network delay
    Info (332115):      2.156      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
    Info (332115):      2.344      0.188 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]|q
    Info (332115):      2.641      0.297 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]|d
    Info (332115):      2.641      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.700      2.700  R                    clock network delay
    Info (332115):      2.160     -0.540                       clock pessimism removed
    Info (332115):      2.160      0.000                       clock uncertainty
    Info (332115):      2.606      0.446      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
    Info (332115): Data Arrival Time  :     2.641
    Info (332115): Data Required Time :     2.606
    Info (332115): Slack              :     0.035 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.036
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.036 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.190      4.190  R                    clock network delay
    Info (332115):      4.190      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115):      4.377      0.187 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTM_148|q
    Info (332115):      4.377      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTMUX_147|datad
    Info (332115):      4.685      0.308 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTMUX_147|combout
    Info (332115):      4.685      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|dest_addr[1]~RTM_148|d
    Info (332115):      4.685      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.563      4.563  R                    clock network delay
    Info (332115):      4.190     -0.373                       clock pessimism removed
    Info (332115):      4.190      0.000                       clock uncertainty
    Info (332115):      4.649      0.459      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[1]~RTM_148
    Info (332115): Data Arrival Time  :     4.685
    Info (332115): Data Required Time :     4.649
    Info (332115): Slack              :     0.036 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.036
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.036 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.670      4.670  R                    clock network delay
    Info (332115):      4.670      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115):      4.847      0.177 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active|q
    Info (332115):      4.847      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active~0|datad
    Info (332115):      5.142      0.295 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active~0|combout
    Info (332115):      5.142      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|i_lmfc|lmfc_active|d
    Info (332115):      5.142      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.615      5.615  R                    clock network delay
    Info (332115):      4.670     -0.945                       clock pessimism removed
    Info (332115):      4.670      0.000                       clock uncertainty
    Info (332115):      5.106      0.436      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Arrival Time  :     5.142
    Info (332115): Data Required Time :     5.106
    Info (332115): Slack              :     0.036 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.047
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.047 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.840      4.840  R                    clock network delay
    Info (332115):      4.840      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      5.033      0.193 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      5.033      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datae
    Info (332115):      5.352      0.319 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.352      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.352      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.744      5.744  R                    clock network delay
    Info (332115):      4.840     -0.904                       clock pessimism removed
    Info (332115):      4.840      0.000                       clock uncertainty
    Info (332115):      5.305      0.465      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.352
    Info (332115): Data Required Time :     5.305
    Info (332115): Slack              :     0.047 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.049
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.049 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115):      5.083      0.175 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[2]|q
    Info (332115):      5.083      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~2|datad
    Info (332115):      5.390      0.307 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~2|combout
    Info (332115):      5.390      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[2]|d
    Info (332115):      5.390      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      4.909     -0.900                       clock pessimism removed
    Info (332115):      4.909      0.000                       clock uncertainty
    Info (332115):      5.341      0.432      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): Data Arrival Time  :     5.390
    Info (332115): Data Required Time :     5.341
    Info (332115): Slack              :     0.049 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.057      4.057  R                    clock network delay
    Info (332115):      4.057      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115):      4.236      0.179 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|q
    Info (332115):      4.236      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datae
    Info (332115):      4.555      0.319 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.555      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|d
    Info (332115):      4.555      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.423      4.423  R                    clock network delay
    Info (332115):      4.057     -0.366                       clock pessimism removed
    Info (332115):      4.057      0.000                       clock uncertainty
    Info (332115):      4.502      0.445      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Arrival Time  :     4.555
    Info (332115): Data Required Time :     4.502
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.104 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.015      8.015  R                    clock network delay
    Info (332115):      8.015      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115):      8.196      0.181 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[0]|q
    Info (332115):      8.285      0.089 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]~la_mlab/laboutb[11]
    Info (332115):      8.454      0.169 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|asdata
    Info (332115):      8.454      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.305      9.305  R                    clock network delay
    Info (332115):      8.015     -1.290                       clock pessimism removed
    Info (332115):      8.015      0.000                       clock uncertainty
    Info (332115):      8.350      0.335      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Arrival Time  :     8.454
    Info (332115): Data Required Time :     8.350
    Info (332115): Slack              :     0.104 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.292
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.292 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[52]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.771      1.654  R                    clock network delay
    Info (332115):      1.771      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[52]
    Info (332115):      1.943      0.172 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[52]|q
    Info (332115):      2.059      0.116 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[52]~la_lab/laboutt[12]
    Info (332115):      3.220      1.161 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[56]
    Info (332115):      3.220      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.265      2.148  R                    clock network delay
    Info (332115):      2.250     -0.015                       clock pessimism removed
    Info (332115):      2.519      0.269                       clock uncertainty
    Info (332115):      2.928      0.409      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.220
    Info (332115): Data Required Time :     2.928
    Info (332115): Slack              :     0.292 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.339 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[215]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.817      1.700  R                    clock network delay
    Info (332115):      1.817      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[215]
    Info (332115):      1.990      0.173 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[215]|q
    Info (332115):      2.110      0.120 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[215]~la_lab/laboutb[3]
    Info (332115):      3.277      1.167 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[11]
    Info (332115):      3.277      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.273      2.156  R                    clock network delay
    Info (332115):      2.258     -0.015                       clock pessimism removed
    Info (332115):      2.527      0.269                       clock uncertainty
    Info (332115):      2.938      0.411      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.277
    Info (332115): Data Required Time :     2.938
    Info (332115): Slack              :     0.339 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.504
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.504 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_start
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.440      8.440  R                    clock network delay
    Info (332115):      8.440      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[0]
    Info (332115):      8.627      0.187 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[0]|q
    Info (332115):      8.715      0.088 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[0]~la_lab/laboutt[7]
    Info (332115):      9.359      0.644 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_start~0|dataf
    Info (332115):      9.390      0.031 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_start~0|combout
    Info (332115):      9.390      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_start|d
    Info (332115):      9.390      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_start
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.883      9.883  R                    clock network delay
    Info (332115):      8.445     -1.438                       clock pessimism removed
    Info (332115):      8.445      0.000                       clock uncertainty
    Info (332115):      8.886      0.441      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_start
    Info (332115): Data Arrival Time  :     9.390
    Info (332115): Data Required Time :     8.886
    Info (332115): Slack              :     0.504 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.515
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.515 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.561      3.561  R                    clock network delay
    Info (332115):      3.561      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      3.743      0.182 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      3.829      0.086 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_mlab/laboutt[8]
    Info (332115):      4.888      1.059 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      4.888      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.181      4.181  R                    clock network delay
    Info (332115):      3.960     -0.221                       clock pessimism removed
    Info (332115):      3.990      0.030                       clock uncertainty
    Info (332115):      4.373      0.383      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.888
    Info (332115): Data Required Time :     4.373
    Info (332115): Slack              :     0.515 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.594
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.594 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:165: set_multicycle_path -hold -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Multicycle - Hold End    : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       launch edge time
    Info (332115):     12.218      4.218  R                    clock network delay
    Info (332115):     12.218      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]
    Info (332115):     12.400      0.182 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[9]|q
    Info (332115):     12.520      0.120 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[9]~la_mlab/laboutb[0]
    Info (332115):     14.272      1.752 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[9]
    Info (332115):     14.272      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     12.831      6.031  R                    clock network delay
    Info (332115):     12.508     -0.323                       clock pessimism removed
    Info (332115):     13.112      0.604                       clock uncertainty
    Info (332115):     13.678      0.566      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :    14.272
    Info (332115): Data Required Time :    13.678
    Info (332115): Slack              :     0.594 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.623
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.623 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.803      1.686  R                    clock network delay
    Info (332115):      1.803      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115):      1.976      0.173 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[624]|q
    Info (332115):      2.060      0.084 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]~la_lab/laboutt[1]
    Info (332115):      2.194      0.134 RR    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|datad
    Info (332115):      2.286      0.092 RR  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|combout
    Info (332115):      2.287      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4~la_lab/laboutb[6]
    Info (332115):      3.156      0.869 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[38]
    Info (332115):      3.156      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.292      2.175  R                    clock network delay
    Info (332115):      1.882     -0.410                       clock pessimism removed
    Info (332115):      2.058      0.176                       clock uncertainty
    Info (332115):      2.533      0.475      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     3.156
    Info (332115): Data Required Time :     2.533
    Info (332115): Slack              :     0.623 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.659
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.659 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.552      3.552  R                    clock network delay
    Info (332115):      3.552      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115):      3.724      0.172 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[3]|q
    Info (332115):      3.810      0.086 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]~la_lab/laboutt[12]
    Info (332115):      5.018      1.208 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      5.018      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.175      4.175  R                    clock network delay
    Info (332115):      3.954     -0.221                       clock pessimism removed
    Info (332115):      3.984      0.030                       clock uncertainty
    Info (332115):      4.359      0.375      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.018
    Info (332115): Data Required Time :     4.359
    Info (332115): Slack              :     0.659 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.824
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.824 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.521      3.521  R                    clock network delay
    Info (332115):      3.521      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115):      3.695      0.174 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_read_int~RTM|q
    Info (332115):      3.775      0.080 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM~la_mlab/laboutt[10]
    Info (332115):      5.222      1.447 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      5.222      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.176      4.176  R                    clock network delay
    Info (332115):      3.955     -0.221                       clock pessimism removed
    Info (332115):      3.985      0.030                       clock uncertainty
    Info (332115):      4.398      0.413      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.222
    Info (332115): Data Required Time :     4.398
    Info (332115): Slack              :     0.824 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.891
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.891 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.871      4.871  R                    clock network delay
    Info (332115):      4.871      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115):      5.042      0.171 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[16]|q
    Info (332115):      5.125      0.083 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]~la_lab/laboutt[17]
    Info (332115):      6.467      1.342 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[16]
    Info (332115):      6.467      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.190      6.190  R                    clock network delay
    Info (332115):      5.290     -0.900                       clock pessimism removed
    Info (332115):      5.351      0.061                       clock uncertainty
    Info (332115):      5.576      0.225      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.467
    Info (332115): Data Required Time :     5.576
    Info (332115): Slack              :     0.891 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.959
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.959 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.874      4.874  R                    clock network delay
    Info (332115):      4.874      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115):      5.047      0.173 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[32]|q
    Info (332115):      5.167      0.120 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]~la_lab/laboutb[11]
    Info (332115):      6.502      1.335 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      6.502      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.179      6.179  R                    clock network delay
    Info (332115):      5.279     -0.900                       clock pessimism removed
    Info (332115):      5.340      0.061                       clock uncertainty
    Info (332115):      5.543      0.203      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.502
    Info (332115): Data Required Time :     5.543
    Info (332115): Slack              :     0.959 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.988
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.988 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.868      4.868  R                    clock network delay
    Info (332115):      4.868      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115):      5.043      0.175 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[39]|q
    Info (332115):      5.126      0.083 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]~la_mlab/laboutt[1]
    Info (332115):      6.579      1.453 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[39]
    Info (332115):      6.579      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.216      6.216  R                    clock network delay
    Info (332115):      5.316     -0.900                       clock pessimism removed
    Info (332115):      5.377      0.061                       clock uncertainty
    Info (332115):      5.591      0.214      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.579
    Info (332115): Data Required Time :     5.591
    Info (332115): Slack              :     0.988 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.990
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.990 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[25]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.876      4.876  R                    clock network delay
    Info (332115):      4.876      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[25]
    Info (332115):      5.050      0.174 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[25]|q
    Info (332115):      5.130      0.080 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[25]~la_mlab/laboutt[10]
    Info (332115):      6.565      1.435 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[25]
    Info (332115):      6.565      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.180      6.180  R                    clock network delay
    Info (332115):      5.280     -0.900                       clock pessimism removed
    Info (332115):      5.341      0.061                       clock uncertainty
    Info (332115):      5.575      0.234      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.565
    Info (332115): Data Required Time :     5.575
    Info (332115): Slack              :     0.990 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.023
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.557      3.557  R                    clock network delay
    Info (332115):      3.557      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[4]
    Info (332115):      3.739      0.182 RR  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[4]|q
    Info (332115):      3.855      0.116 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[4]~la_mlab/laboutt[8]
    Info (332115):      5.355      1.500 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[4]
    Info (332115):      5.355      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.174      4.174  R                    clock network delay
    Info (332115):      3.953     -0.221                       clock pessimism removed
    Info (332115):      3.983      0.030                       clock uncertainty
    Info (332115):      4.332      0.349      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.355
    Info (332115): Data Required Time :     4.332
    Info (332115): Slack              :     1.023 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.253
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.253 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.661      5.661  R                    clock network delay
    Info (332115):      5.661      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.872      0.211 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.950      0.078 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      8.081      2.131 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[5]|clrn
    Info (332115):      8.081      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.712      4.712  R                    clock network delay
    Info (332115):      9.520      0.808                       clock pessimism removed
    Info (332115):      9.490     -0.030                       clock uncertainty
    Info (332115):      9.334     -0.156     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5]
    Info (332115): Data Arrival Time  :     8.081
    Info (332115): Data Required Time :     9.334
    Info (332115): Slack              :     1.253 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.297
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.297 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.862      5.862  R                    clock network delay
    Info (332115):      5.862      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      6.077      0.215 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      6.155      0.078 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      7.316      1.161 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clrn
    Info (332115):      7.316      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.853      4.853  R                    clock network delay
    Info (332115):      9.769      0.916                       clock pessimism removed
    Info (332115):      9.739     -0.030                       clock uncertainty
    Info (332115):      9.613     -0.126     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Arrival Time  :     7.316
    Info (332115): Data Required Time :     9.613
    Info (332115): Slack              :     2.297 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.290
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.805      5.805  R                    clock network delay
    Info (332115):      5.805      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      6.021      0.216 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.179      0.158 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      8.919      2.740 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      8.919      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.584      5.018  R                    clock network delay
    Info (332115):     12.353      0.769                       clock pessimism removed
    Info (332115):     12.303     -0.050                       clock uncertainty
    Info (332115):     12.209     -0.094     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     8.919
    Info (332115): Data Required Time :    12.209
    Info (332115): Slack              :     3.290 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.894
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.894 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.573      4.573  R                    clock network delay
    Info (332115):      4.573      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115):      4.783      0.210 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_1|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      4.889      0.106 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[10]
    Info (332115):      7.192      2.303 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_err|clrn
    Info (332115):      7.192      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.187      4.187  R                    clock network delay
    Info (332115):     12.509      0.322                       clock pessimism removed
    Info (332115):     12.209     -0.300                       clock uncertainty
    Info (332115):     12.086     -0.123     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Arrival Time  :     7.192
    Info (332115): Data Required Time :    12.086
    Info (332115): Slack              :     4.894 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.910
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.910 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|altsyncram:mem_rtl_0|altsyncram_rri1:auto_generated|ram_block1a63~reg1
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.876      3.876  R                    clock network delay
    Info (332115):      3.876      0.000                       system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      4.085      0.209 FF  uTco              i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      4.198      0.113 FF  CELL  High Speed  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~la_lab/laboutb[12]
    Info (332115):      5.436      1.238 FF    IC  High Speed  i_system_bd|rst_controller|r_sync_rst~CLKENA0|inclk
    Info (332115):      5.969      0.533 FF  CELL              i_system_bd|rst_controller|r_sync_rst~CLKENA0|outclk
    Info (332115):      8.331      2.362 FF    IC  High Speed  i_system_bd|mm_interconnect_0|async_fifo_010|mem_rtl_0|auto_generated|ram_block1a63|clr0
    Info (332115):      8.331      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|altsyncram:mem_rtl_0|altsyncram_rri1:auto_generated|ram_block1a63~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.616      3.616  R                    clock network delay
    Info (332115):     13.766      0.150                       clock pessimism removed
    Info (332115):     13.736     -0.030                       clock uncertainty
    Info (332115):     13.241     -0.495     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo_010|altsyncram:mem_rtl_0|altsyncram_rri1:auto_generated|ram_block1a63~reg1
    Info (332115): Data Arrival Time  :     8.331
    Info (332115): Data Required Time :    13.241
    Info (332115): Slack              :     4.910 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.995
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.995 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      9.305      9.305  R                    clock network delay
    Info (332115):      9.305      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      9.519      0.214 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      9.519      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      9.947      0.428 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      9.952      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     11.220      1.268 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):     11.263      0.043 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):     11.267      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):     11.998      0.731 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):     11.998      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     16.014      8.014  R                    clock network delay
    Info (332115):     17.286      1.272                       clock pessimism removed
    Info (332115):     17.116     -0.170                       clock uncertainty
    Info (332115):     16.993     -0.123     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    11.998
    Info (332115): Data Required Time :    16.993
    Info (332115): Slack              :     4.995 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.299
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.299 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[6]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.235      8.235  F                    clock network delay
    Info (332115):      8.235      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115):      8.472      0.237 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_0|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      8.649      0.177 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[7]
    Info (332115):     10.565      1.916 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxd_o[6]|clrn
    Info (332115):     10.565      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     14.873      6.873  F                    clock network delay
    Info (332115):     16.201      1.328                       clock pessimism removed
    Info (332115):     15.975     -0.226                       clock uncertainty
    Info (332115):     15.864     -0.111     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[6]
    Info (332115): Data Arrival Time  :    10.565
    Info (332115): Data Required Time :    15.864
    Info (332115): Slack              :     5.299 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.349
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.349 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     24.000     24.000                       launch edge time
    Info (332115):     33.305      9.305  R                    clock network delay
    Info (332115):     33.305      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):     33.519      0.214 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):     33.519      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):     33.947      0.428 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):     33.952      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     35.223      1.271 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|dataf
    Info (332115):     35.269      0.046 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|combout
    Info (332115):     35.273      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_rst_n~la_lab/laboutt[11]
    Info (332115):     36.368      1.095 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|dprio_rst_n
    Info (332115):     36.368      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     40.690      8.690  R                    clock network delay
    Info (332115):     41.962      1.272                       clock pessimism removed
    Info (332115):     41.792     -0.170                       clock uncertainty
    Info (332115):     41.717     -0.075     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Arrival Time  :    36.368
    Info (332115): Data Required Time :    41.717
    Info (332115): Slack              :     5.349 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.128
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.765      5.765  R                    clock network delay
    Info (332115):      5.765      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      5.973      0.208 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      6.124      0.151 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      7.453      1.329 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[4]|clrn
    Info (332115):      7.453      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.908      4.908  R                    clock network delay
    Info (332115):     13.757      0.849                       clock pessimism removed
    Info (332115):     13.727     -0.030                       clock uncertainty
    Info (332115):     13.581     -0.146     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Arrival Time  :     7.453
    Info (332115): Data Required Time :    13.581
    Info (332115): Slack              :     6.128 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.753
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.753 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.423      4.423  R                    clock network delay
    Info (332115):      4.423      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.633      0.210 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.739      0.106 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      4.979      0.240 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]|clrn
    Info (332115):      4.979      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.561      4.057  R                    clock network delay
    Info (332115):     11.908      0.347                       clock pessimism removed
    Info (332115):     11.878     -0.030                       clock uncertainty
    Info (332115):     11.732     -0.146     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Arrival Time  :     4.979
    Info (332115): Data Required Time :    11.732
    Info (332115): Slack              :     6.753 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.941
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.941 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.808      5.808  R                    clock network delay
    Info (332115):      5.808      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      6.078      0.270 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      6.148      0.070 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      7.308      1.160 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.308      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.319      2.319  R                    clock network delay
    Info (332115):     22.249     -0.070                       clock uncertainty
    Info (332115):     22.249      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.308
    Info (332115): Data Required Time :    22.249
    Info (332115): Slack              :    14.941 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.112
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.112 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      5.809      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      6.088      0.279 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      6.203      0.115 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      7.764      1.561 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.764      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.946      2.946  R                    clock network delay
    Info (332115):     22.876     -0.070                       clock uncertainty
    Info (332115):     22.876      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.764
    Info (332115): Data Required Time :    22.876
    Info (332115): Slack              :    15.112 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.180
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.511      2.511  R                    clock network delay
    Info (332115):      2.511      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.750      0.239 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.865      0.115 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      3.924      1.059 FF    IC  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      3.924      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     18.810      2.144  F                    clock network delay
    Info (332115):     19.230      0.420                       clock pessimism removed
    Info (332115):     19.200     -0.030                       clock uncertainty
    Info (332115):     19.104     -0.096     uTsu              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Arrival Time  :     3.924
    Info (332115): Data Required Time :    19.104
    Info (332115): Slack              :    15.180 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.228
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.808      5.808  R                    clock network delay
    Info (332115):      5.808      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      6.078      0.270 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      6.229      0.151 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      7.021      0.792 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.021      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.319      2.319  R                    clock network delay
    Info (332115):     22.249     -0.070                       clock uncertainty
    Info (332115):     22.249      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.021
    Info (332115): Data Required Time :    22.249
    Info (332115): Slack              :    15.228 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.368
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.368 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.808      5.808  R                    clock network delay
    Info (332115):      5.808      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      6.078      0.270 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      6.229      0.151 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      6.881      0.652 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.881      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.319      2.319  R                    clock network delay
    Info (332115):     22.249     -0.070                       clock uncertainty
    Info (332115):     22.249      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.881
    Info (332115): Data Required Time :    22.249
    Info (332115): Slack              :    15.368 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.440
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.808      5.808  R                    clock network delay
    Info (332115):      5.808      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      6.078      0.270 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      6.184      0.106 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      6.810      0.626 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.810      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.320      2.320  R                    clock network delay
    Info (332115):     22.250     -0.070                       clock uncertainty
    Info (332115):     22.250      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.810
    Info (332115): Data Required Time :    22.250
    Info (332115): Slack              :    15.440 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.729
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.729 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      5.809      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      6.088      0.279 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      6.202      0.114 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      7.147      0.945 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.147      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.946      2.946  R                    clock network delay
    Info (332115):     22.876     -0.070                       clock uncertainty
    Info (332115):     22.876      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.147
    Info (332115): Data Required Time :    22.876
    Info (332115): Slack              :    15.729 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.976
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.976 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      5.809      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      6.079      0.270 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      6.185      0.106 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      6.900      0.715 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.900      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.946      2.946  R                    clock network delay
    Info (332115):     22.876     -0.070                       clock uncertainty
    Info (332115):     22.876      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.900
    Info (332115): Data Required Time :    22.876
    Info (332115): Slack              :    15.976 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.992
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.992 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.809      5.809  R                    clock network delay
    Info (332115):      5.809      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      6.079      0.270 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      6.230      0.151 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      6.824      0.594 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.824      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.886      2.886  R                    clock network delay
    Info (332115):     22.816     -0.070                       clock uncertainty
    Info (332115):     22.816      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.824
    Info (332115): Data Required Time :    22.816
    Info (332115): Slack              :    15.992 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.377
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.377 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.423      4.423  R                    clock network delay
    Info (332115):      4.423      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      4.691      0.268 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      4.691      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datae
    Info (332115):      5.101      0.410 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.105      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      7.617      2.512 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      7.617      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.331      1.702  R                    clock network delay
    Info (332115):     24.131     -0.200                       clock uncertainty
    Info (332115):     23.994     -0.137     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     7.617
    Info (332115): Data Required Time :    23.994
    Info (332115): Slack              :    16.377 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.569
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.569 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.832      3.832  R                    clock network delay
    Info (332115):      3.832      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.102      0.270 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.209      0.107 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.775      0.566 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.926      0.151 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.930      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      7.299      2.369 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.299      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.104      5.104  R                    clock network delay
    Info (332115):     55.073     -0.031                       clock uncertainty
    Info (332115):     54.868     -0.205     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.299
    Info (332115): Data Required Time :    54.868
    Info (332115): Slack              :    47.569 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.957
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.957 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.832      3.832  R                    clock network delay
    Info (332115):      3.832      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.102      0.270 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.209      0.107 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.719      0.510 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.865      0.146 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.869      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      6.911      2.042 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.911      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.104      5.104  R                    clock network delay
    Info (332115):     55.073     -0.031                       clock uncertainty
    Info (332115):     54.868     -0.205     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.911
    Info (332115): Data Required Time :    54.868
    Info (332115): Slack              :    47.957 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.019
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.832      3.832  R                    clock network delay
    Info (332115):      3.832      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.102      0.270 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.209      0.107 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.615      0.406 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      4.656      0.041 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.660      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      6.883      2.223 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.883      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.138      5.138  R                    clock network delay
    Info (332115):     55.107     -0.031                       clock uncertainty
    Info (332115):     54.902     -0.205     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.883
    Info (332115): Data Required Time :    54.902
    Info (332115): Slack              :    48.019 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.145
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.145 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.832      3.832  R                    clock network delay
    Info (332115):      3.832      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.102      0.270 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      4.209      0.107 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      4.874      0.665 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      5.028      0.154 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      5.032      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      6.733      1.701 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.733      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     55.114      5.114  R                    clock network delay
    Info (332115):     55.083     -0.031                       clock uncertainty
    Info (332115):     54.878     -0.205     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.733
    Info (332115): Data Required Time :    54.878
    Info (332115): Slack              :    48.145 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.270
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.270 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.207      4.207  R                    clock network delay
    Info (332115):      4.207      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115):      4.379      0.172 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q
    Info (332115):      4.459      0.080 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]
    Info (332115):      4.589      0.130 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clrn
    Info (332115):      4.589      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.581      4.581  R                    clock network delay
    Info (332115):      4.225     -0.356                       clock pessimism removed
    Info (332115):      4.225      0.000                       clock uncertainty
    Info (332115):      4.319      0.094      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Arrival Time  :     4.589
    Info (332115): Data Required Time :     4.319
    Info (332115): Slack              :     0.270 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.286
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.286 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.878      6.878  F                    clock network delay
    Info (332115):      6.878      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr
    Info (332115):      7.064      0.186 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|reset_ff_wr|q
    Info (332115):      7.148      0.084 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr~la_lab/laboutb[9]
    Info (332115):      7.297      0.149 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_RXC|wren_cnt[1]|clrn
    Info (332115):      7.297      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      8.249      8.249  F                    clock network delay
    Info (332115):      6.896     -1.353                       clock pessimism removed
    Info (332115):      6.896      0.000                       clock uncertainty
    Info (332115):      7.011      0.115      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Data Arrival Time  :     7.297
    Info (332115): Data Required Time :     7.011
    Info (332115): Slack              :     0.286 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.287
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.287 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.590      3.590  R                    clock network delay
    Info (332115):      3.590      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      3.765      0.175 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      3.849      0.084 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18]
    Info (332115):      3.967      0.118 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      3.967      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.878      3.878  R                    clock network delay
    Info (332115):      3.608     -0.270                       clock pessimism removed
    Info (332115):      3.608      0.000                       clock uncertainty
    Info (332115):      3.680      0.072      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     3.967
    Info (332115): Data Required Time :     3.680
    Info (332115): Slack              :     0.287 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.290
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.713      4.713  R                    clock network delay
    Info (332115):      4.713      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.887      0.174 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.944      0.057 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.062      0.118 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clrn
    Info (332115):      5.062      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.661      5.661  R                    clock network delay
    Info (332115):      4.712     -0.949                       clock pessimism removed
    Info (332115):      4.712      0.000                       clock uncertainty
    Info (332115):      4.772      0.060      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Arrival Time  :     5.062
    Info (332115): Data Required Time :     4.772
    Info (332115): Slack              :     0.290 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.308
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.308 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.057      4.057  R                    clock network delay
    Info (332115):      4.057      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.230      0.173 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.310      0.080 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      4.444      0.134 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      4.444      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.423      4.423  R                    clock network delay
    Info (332115):      4.057     -0.366                       clock pessimism removed
    Info (332115):      4.057      0.000                       clock uncertainty
    Info (332115):      4.136      0.079      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     4.444
    Info (332115): Data Required Time :     4.136
    Info (332115): Slack              :     0.308 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.357
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[2]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.868      4.868  R                    clock network delay
    Info (332115):      4.868      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      5.040      0.172 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      5.156      0.116 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      5.296      0.140 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[6].sync_r[2]|clrn
    Info (332115):      5.296      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.765      5.765  R                    clock network delay
    Info (332115):      4.868     -0.897                       clock pessimism removed
    Info (332115):      4.868      0.000                       clock uncertainty
    Info (332115):      4.939      0.071      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[2]
    Info (332115): Data Arrival Time  :     5.296
    Info (332115): Data Required Time :     4.939
    Info (332115): Slack              :     0.357 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.440
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.894      4.894  R                    clock network delay
    Info (332115):      4.894      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.073      0.179 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.130      0.057 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.425      0.295 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[0]|clrn
    Info (332115):      5.425      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.849      5.849  R                    clock network delay
    Info (332115):      4.899     -0.950                       clock pessimism removed
    Info (332115):      4.899      0.000                       clock uncertainty
    Info (332115):      4.985      0.086      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]
    Info (332115): Data Arrival Time  :     5.425
    Info (332115): Data Required Time :     4.985
    Info (332115): Slack              :     0.440 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.559
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.559 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.007      2.007  R                    clock network delay
    Info (332115):      2.007      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.205      0.198 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.292      0.087 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      2.865      0.573 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_9[3]|clrn
    Info (332115):      2.865      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.466      2.466  R                    clock network delay
    Info (332115):      2.216     -0.250                       clock pessimism removed
    Info (332115):      2.216      0.000                       clock uncertainty
    Info (332115):      2.306      0.090      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Arrival Time  :     2.865
    Info (332115): Data Required Time :     2.306
    Info (332115): Slack              :     0.559 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.745
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.745 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.015      8.015  R                    clock network delay
    Info (332115):      8.015      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      8.193      0.178 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      8.193      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      8.541      0.348 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      8.543      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      9.601      1.058 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|clrn
    Info (332115):      9.601      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.883      9.883  R                    clock network delay
    Info (332115):      8.611     -1.272                       clock pessimism removed
    Info (332115):      8.781      0.170                       clock uncertainty
    Info (332115):      8.856      0.075      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     9.601
    Info (332115): Data Required Time :     8.856
    Info (332115): Slack              :     0.745 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.087
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.895      4.895  R                    clock network delay
    Info (332115):      4.895      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.073      0.178 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.193      0.120 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      7.356      2.163 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.356      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.029      6.029  R                    clock network delay
    Info (332115):      5.260     -0.769                       clock pessimism removed
    Info (332115):      5.260      0.000                       clock uncertainty
    Info (332115):      5.269      0.009      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.356
    Info (332115): Data Required Time :     5.269
    Info (332115): Slack              :     2.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.123
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.123 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      8.015      8.015  R                    clock network delay
    Info (332115):      8.015      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      8.193      0.178 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      8.193      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      8.541      0.348 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      8.543      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      9.607      1.064 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      9.639      0.032 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      9.640      0.001 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):     10.241      0.601 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):     10.241      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      9.304      9.304  R                    clock network delay
    Info (332115):      8.032     -1.272                       clock pessimism removed
    Info (332115):      8.032      0.000                       clock uncertainty
    Info (332115):      8.118      0.086      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :    10.241
    Info (332115): Data Required Time :     8.118
    Info (332115): Slack              :     2.123 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.917
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.917 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.717      1.600  R                    clock network delay
    Info (332115):      1.717      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.187      0.470 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      3.989      1.802 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datab
    Info (332115):      4.156      0.167 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      4.157      0.001 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      6.117      1.960 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      6.117      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.390      2.273  R                    clock network delay
    Info (332115):      1.980     -0.410                       clock pessimism removed
    Info (332115):      2.120      0.140                       clock uncertainty
    Info (332115):      2.200      0.080      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     6.117
    Info (332115): Data Required Time :     2.200
    Info (332115): Slack              :     3.917 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.029
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.029 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.081      0.173 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      5.134      0.053 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      5.639      0.505 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.639      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.460      4.540  R                    clock network delay
    Info (332115):     -5.390      0.070                       clock uncertainty
    Info (332115):     -5.390      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.639
    Info (332115): Data Required Time :    -5.390
    Info (332115): Slack              :    11.029 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.033
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.033 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.081      0.173 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      5.167      0.086 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      5.581      0.414 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.581      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.522      4.478  R                    clock network delay
    Info (332115):     -5.452      0.070                       clock uncertainty
    Info (332115):     -5.452      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.581
    Info (332115): Data Required Time :    -5.452
    Info (332115): Slack              :    11.033 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.245
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.245 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.090      0.182 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.176      0.086 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      5.855      0.679 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.855      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.460      4.540  R                    clock network delay
    Info (332115):     -5.390      0.070                       clock uncertainty
    Info (332115):     -5.390      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.855
    Info (332115): Data Required Time :    -5.390
    Info (332115): Slack              :    11.245 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.594
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.594 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.090      0.182 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.210      0.120 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      6.204      0.994 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.204      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.460      4.540  R                    clock network delay
    Info (332115):     -5.390      0.070                       clock uncertainty
    Info (332115):     -5.390      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.204
    Info (332115): Data Required Time :    -5.390
    Info (332115): Slack              :    11.594 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.129
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.129 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.080      0.172 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      5.133      0.053 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      5.556      0.423 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.556      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.643      3.357  R                    clock network delay
    Info (332115):     -6.573      0.070                       clock uncertainty
    Info (332115):     -6.573      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.556
    Info (332115): Data Required Time :    -6.573
    Info (332115): Slack              :    12.129 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.211
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.211 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.081      0.173 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      5.167      0.086 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      5.637      0.470 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.637      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.644      3.356  R                    clock network delay
    Info (332115):     -6.574      0.070                       clock uncertainty
    Info (332115):     -6.574      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.637
    Info (332115): Data Required Time :    -6.574
    Info (332115): Slack              :    12.211 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.307
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.307 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.081      0.173 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      5.167      0.086 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      5.732      0.565 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.732      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.645      3.355  R                    clock network delay
    Info (332115):     -6.575      0.070                       clock uncertainty
    Info (332115):     -6.575      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.732
    Info (332115): Data Required Time :    -6.575
    Info (332115): Slack              :    12.307 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.551
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.551 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.908      4.908  R                    clock network delay
    Info (332115):      4.908      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.081      0.173 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      5.134      0.053 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      5.976      0.842 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.976      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.645      3.355  R                    clock network delay
    Info (332115):     -6.575      0.070                       clock uncertainty
    Info (332115):     -6.575      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.976
    Info (332115): Data Required Time :    -6.575
    Info (332115): Slack              :    12.551 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.149
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.149 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.568      3.568  R                    clock network delay
    Info (332115):      3.568      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.739      0.171 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.739      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.061      0.322 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.062      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      5.397      1.335 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.397      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.810      6.190  R                    clock network delay
    Info (332115):    -43.749      0.061                       clock uncertainty
    Info (332115):    -43.752     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.397
    Info (332115): Data Required Time :   -43.752
    Info (332115): Slack              :    49.149 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.400
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.400 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.532      3.532  R                    clock network delay
    Info (332115):      3.532      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.707      0.175 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.707      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.023      0.316 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.024      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      5.637      1.613 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.637      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.821      6.179  R                    clock network delay
    Info (332115):    -43.760      0.061                       clock uncertainty
    Info (332115):    -43.763     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.637
    Info (332115): Data Required Time :   -43.763
    Info (332115): Slack              :    49.400 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.543
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.543 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.554      3.554  R                    clock network delay
    Info (332115):      3.554      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      3.731      0.177 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      3.788      0.057 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[18]
    Info (332115):      3.909      0.121 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      3.943      0.034 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.944      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      5.781      1.837 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.781      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.820      6.180  R                    clock network delay
    Info (332115):    -43.759      0.061                       clock uncertainty
    Info (332115):    -43.762     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.781
    Info (332115): Data Required Time :   -43.762
    Info (332115): Slack              :    49.543 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.562
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.562 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.550      3.550  R                    clock network delay
    Info (332115):      3.550      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.723      0.173 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.723      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.045      0.322 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.046      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      5.836      1.790 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.836      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -43.784      6.216  R                    clock network delay
    Info (332115):    -43.723      0.061                       clock uncertainty
    Info (332115):    -43.726     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.836
    Info (332115): Data Required Time :   -43.726
    Info (332115): Slack              :    49.562 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.929               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.004               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.146               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.158               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.234               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.300               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.338               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.461               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.501               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.559               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     2.887               0.000 sys_clk_100mhz 
    Info (332119):     3.533               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     4.437               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     4.874               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     5.081               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     5.218               0.000 eth_ref_clk 
    Info (332119):     6.555               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     6.658               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     6.735               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.323               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     7.435               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     7.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    14.293               0.000 altera_reserved_tck 
    Info (332119):    30.300               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.014               0.000 sys_clk_100mhz 
    Info (332119):     0.016               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.016               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.017               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 eth_ref_clk 
    Info (332119):     0.017               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.019               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     0.022               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.024               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.123               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     0.305               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.305               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.437               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     0.458               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.492               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.619               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.869               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.909               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.925               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.927               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.943               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.104               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
Info (332146): Worst-case recovery slack is 1.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.644               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     2.558               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     3.861               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     5.273               0.000 eth_ref_clk 
    Info (332119):     5.463               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     5.629               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     5.694               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     5.977               0.000 sys_clk_100mhz 
    Info (332119):     6.331               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.990               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):    15.418               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.538               0.000 altera_reserved_tck 
    Info (332119):    16.050               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    16.281               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    16.344               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.581               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    16.918               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    17.056               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    17.113               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    17.427               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    48.075               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    48.298               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    48.337               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    48.454               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 eth_ref_clk 
    Info (332119):     0.169               0.000 sys_clk_100mhz 
    Info (332119):     0.180               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.184               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.198               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.218               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.352               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.516               0.000 altera_reserved_tck 
    Info (332119):     0.678               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     1.807               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     1.815               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     3.360               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    11.378               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    11.422               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    11.525               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    11.783               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    11.887               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.919               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    12.087               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    12.498               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    49.482               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    49.672               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    49.832               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    49.884               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 ddr3_dqs_p[0]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[1]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[2]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[3]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[4]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[5]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[6]_IN 
    Info (332119):     0.193               0.000 ddr3_dqs_p[7]_IN 
    Info (332119):     0.352               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_0 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_1 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_2 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_3 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_4 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_5 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_6 
    Info (332119):     0.453               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_7 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_8 
    Info (332119):     0.457               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_10 
    Info (332119):     0.457               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_9 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_2 
    Info (332119):     0.770               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0] 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_0 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_1 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_2 
    Info (332119):     1.396               0.000 rx_ref_clk 
    Info (332119):     1.482               0.000 tx_ref_clk 
    Info (332119):     1.544               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.648               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.653               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.922               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     3.648               0.000 eth_ref_clk 
    Info (332119):     3.663               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     3.707               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     3.895               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.935               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.646               0.000 sys_clk_100mhz 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):    15.950               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):    16.494               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 6.292 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.431 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.456 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.494 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.658 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.665 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.673 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.729 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.758 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.855 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.859 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.868 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.879 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.881 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.927 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.946 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.951 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332163): Fast 900mV 100C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.298  3.001  1.703 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.586  3.001  1.415 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.069  3.001  0.932 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.072  3.001  0.929 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.203  4.000  0.797 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}]
    Info (332163):   [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}]  max 
    Info (332163): set_net_delay  3.361  6.000  2.639 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  4.659  6.000  1.341 [get_pins -compatibility_mode {*|q}]
    Info (332163):    [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}]  max 
    Info (332163): set_net_delay  5.299  6.000  0.701 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.405  6.000  0.595 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.425  6.000  0.575 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.517  6.000  0.483 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.532  6.000  0.468 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.604  6.000  0.396 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.615  6.000  0.385 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.628  6.000  0.372 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.675  6.000  0.325 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.696  6.000  0.304 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 993 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 993
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.604
    Info (332114): Worst Case Available Settling Time: 3.008 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_trc56rq
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_trc56rq INSTANCE: i_system_bd|sys_ddr3_cntrl
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.146
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.305
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.038
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.244
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 19.326
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 3.360
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 3.106
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.990
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.198
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_trc56rq - Instance: i_system_bd|sys_ddr3_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.065  0.065
Info: Core (Fast 900mV 100C Model)                                |  1.038  0.024
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |   6.99  0.198
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.054  0.054
Info: Read Capture (Fast 900mV 100C Model)                        |  0.014  0.014
Info: Write (Fast 900mV 100C Model)                               |  0.016  0.016
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.119  0.119
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.929
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.929 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[12]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a353~reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.385      1.268  R                    clock network delay
    Info (332115):      1.385      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[12]
    Info (332115):      1.506      0.121 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[12]|q
    Info (332115):      1.553      0.047 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[12]~la_lab/laboutb[5]
    Info (332115):      4.136      2.583 FF    IC  High Speed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a353|portbaddr[12]
    Info (332115):      4.136      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a353~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.721      0.852  R                    clock network delay
    Info (332115):      4.984      0.263                       clock pessimism removed
    Info (332115):      4.954     -0.030                       clock uncertainty
    Info (332115):      5.065      0.111     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a353~reg1
    Info (332115): Data Arrival Time  :     4.136
    Info (332115): Data Required Time :     5.065
    Info (332115): Slack              :     0.929 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.004
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.004 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.122      4.122  R                    clock network delay
    Info (332115):      4.122      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]
    Info (332115):      4.244      0.122 FF  uTco              i_system_bd|ad9680_adcfifo|adc_waddr_int[10]|q
    Info (332115):      4.291      0.047 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]~la_lab/laboutb[1]
    Info (332115):      7.042      2.751 FF    IC  High Speed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a415|portaaddr[10]
    Info (332115):      7.042      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.398      3.398  R                    clock network delay
    Info (332115):      7.933      0.535                       clock pessimism removed
    Info (332115):      7.903     -0.030                       clock uncertainty
    Info (332115):      8.046      0.143     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Data Arrival Time  :     7.042
    Info (332115): Data Required Time :     8.046
    Info (332115): Slack              :     1.004 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.146
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.146 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[521]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.396      1.279  R                    clock network delay
    Info (332115):      1.396      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[521]
    Info (332115):      1.518      0.122 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[521]|q
    Info (332115):      1.588      0.070 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[521]~la_mlab/laboutb[13]
    Info (332115):      3.512      1.924 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[73]
    Info (332115):      3.512      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.754      0.885  R                    clock network delay
    Info (332115):      4.762      0.008                       clock pessimism removed
    Info (332115):      4.519     -0.243                       clock uncertainty
    Info (332115):      4.658      0.139     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.512
    Info (332115): Data Required Time :     4.658
    Info (332115): Slack              :     1.146 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.158
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.158 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.405      1.288  R                    clock network delay
    Info (332115):      1.405      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115):      1.526      0.121 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|q
    Info (332115):      1.573      0.047 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]~la_lab/laboutt[14]
    Info (332115):      2.841      1.268 FF    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|dataf
    Info (332115):      2.867      0.026 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|combout
    Info (332115):      2.871      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3~la_lab/laboutb[4]
    Info (332115):      3.870      0.999 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[37]
    Info (332115):      3.870      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.770      0.901  R                    clock network delay
    Info (332115):      4.979      0.209                       clock pessimism removed
    Info (332115):      4.829     -0.150                       clock uncertainty
    Info (332115):      5.028      0.199     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     3.870
    Info (332115): Data Required Time :     5.028
    Info (332115): Slack              :     1.158 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.234
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.234 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.380      1.263  R                    clock network delay
    Info (332115):      1.380      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115):      1.508      0.128 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[240]|q
    Info (332115):      1.580      0.072 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]~la_mlab/laboutt[4]
    Info (332115):      3.449      1.869 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[83]
    Info (332115):      3.449      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.756      0.887  R                    clock network delay
    Info (332115):      4.764      0.008                       clock pessimism removed
    Info (332115):      4.521     -0.243                       clock uncertainty
    Info (332115):      4.683      0.162     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.449
    Info (332115): Data Required Time :     4.683
    Info (332115): Slack              :     1.234 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.300
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.225      4.225  R                    clock network delay
    Info (332115):      4.225      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115):      4.347      0.122 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[37]|q
    Info (332115):      4.407      0.060 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]~la_mlab/laboutb[6]
    Info (332115):      6.977      2.570 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[37]
    Info (332115):      6.977      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.714      3.714  R                    clock network delay
    Info (332115):      8.320      0.606                       clock pessimism removed
    Info (332115):      8.289     -0.031                       clock uncertainty
    Info (332115):      8.277     -0.012     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.977
    Info (332115): Data Required Time :     8.277
    Info (332115): Slack              :     1.300 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.338
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.338 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe|result_y[19]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated|Mult0~12~reg0
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.238      4.238  R                    clock network delay
    Info (332115):      4.238      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe|result_y[19]
    Info (332115):      4.361      0.123 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[1].i_channel|i_dds|dds_phase[3].i_dds_2|i_dds_1_1|i_dds_sine|rotation[16].pipe|result_y[19]|q
    Info (332115):      4.405      0.044 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe|result_y[19]~la_lab/laboutb[1]
    Info (332115):      6.916      2.511 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[1].i_channel|i_dds|dds_phase[3].i_dds_2|i_dds_1_1|i_dds_scale|i_lpm_mult|auto_generated|Mult0~12|ax[24]
    Info (332115):      6.916      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated|Mult0~12~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.582      3.582  R                    clock network delay
    Info (332115):      8.126      0.544                       clock pessimism removed
    Info (332115):      8.096     -0.030                       clock uncertainty
    Info (332115):      8.254      0.158     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|ad_dds_1:i_dds_1_1|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated|Mult0~12~reg0
    Info (332115): Data Arrival Time  :     6.916
    Info (332115): Data Required Time :     8.254
    Info (332115): Slack              :     1.338 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.461
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.461 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.236      4.236  R                    clock network delay
    Info (332115):      4.236      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115):      4.356      0.120 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[35]|q
    Info (332115):      4.400      0.044 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]~la_lab/laboutt[18]
    Info (332115):      6.750      2.350 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      6.750      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.687      3.687  R                    clock network delay
    Info (332115):      8.293      0.606                       clock pessimism removed
    Info (332115):      8.262     -0.031                       clock uncertainty
    Info (332115):      8.211     -0.051     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.750
    Info (332115): Data Required Time :     8.211
    Info (332115): Slack              :     1.461 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.501
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.501 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.240      4.240  R                    clock network delay
    Info (332115):      4.240      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115):      4.361      0.121 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[35]|q
    Info (332115):      4.446      0.085 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]~la_lab/laboutb[12]
    Info (332115):      6.710      2.264 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      6.710      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.687      3.687  R                    clock network delay
    Info (332115):      8.293      0.606                       clock pessimism removed
    Info (332115):      8.262     -0.031                       clock uncertainty
    Info (332115):      8.211     -0.051     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.710
    Info (332115): Data Required Time :     8.211
    Info (332115): Slack              :     1.501 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.559
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.559 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.227      4.227  R                    clock network delay
    Info (332115):      4.227      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115):      4.350      0.123 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[8]|q
    Info (332115):      4.418      0.068 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]~la_lab/laboutb[0]
    Info (332115):      6.711      2.293 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      6.711      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.709      3.709  R                    clock network delay
    Info (332115):      8.315      0.606                       clock pessimism removed
    Info (332115):      8.284     -0.031                       clock uncertainty
    Info (332115):      8.270     -0.014     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.711
    Info (332115): Data Required Time :     8.270
    Info (332115): Slack              :     1.559 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.887
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.887 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115): To Node      : flash_data[8]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.740      2.740  R                    clock network delay
    Info (332115):      2.740      0.000                       system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115):      2.862      0.122 RR  uTco              i_system_bd|sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29|q
    Info (332115):      2.931      0.069 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29~la_lab/laboutt[5]
    Info (332115):      3.679      0.748 RF    IC  High Speed  flash_data[8]~output|oe
    Info (332115):      5.083      1.404 FF  CELL              flash_data[8]~output|o
    Info (332115):      5.083      0.000 FF  CELL              flash_data[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     10.000      0.000  R                    clock network delay
    Info (332115):      9.970     -0.030                       clock uncertainty
    Info (332115):      7.970     -2.000  F  oExt              flash_data[8]
    Info (332115): Data Arrival Time  :     5.083
    Info (332115): Data Required Time :     7.970
    Info (332115): Slack              :     2.887 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.533
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.533 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       launch edge time
    Info (332115):      9.340      5.340  R                    clock network delay
    Info (332115):      9.340      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115):      9.464      0.124 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]|q
    Info (332115):      9.553      0.089 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]~la_lab/laboutt[7]
    Info (332115):      9.653      0.100 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.rx_reg[2]|asdata
    Info (332115):      9.653      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.561      4.561  F                    clock network delay
    Info (332115):     13.306      0.745                       clock pessimism removed
    Info (332115):     13.080     -0.226                       clock uncertainty
    Info (332115):     13.186      0.106     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Arrival Time  :     9.653
    Info (332115): Data Required Time :    13.186
    Info (332115): Slack              :     3.533 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.437
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.437 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:164: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.173      3.173  R                    clock network delay
    Info (332115):      3.173      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115):      3.295      0.122 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[6]|q
    Info (332115):      3.338      0.043 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]~la_mlab/laboutb[13]
    Info (332115):      5.868      2.530 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[6]
    Info (332115):      5.868      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     10.321      3.521  R                    clock network delay
    Info (332115):     10.541      0.220                       clock pessimism removed
    Info (332115):     10.131     -0.410                       clock uncertainty
    Info (332115):     10.305      0.174     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :     5.868
    Info (332115): Data Required Time :    10.305
    Info (332115): Slack              :     4.437 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.874
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.874 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.677      3.677  R                    clock network delay
    Info (332115):      3.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115):      3.799      0.122 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|q
    Info (332115):      3.843      0.044 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]~la_lab/laboutb[5]
    Info (332115):      5.246      1.403 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|dataf
    Info (332115):      5.274      0.028 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|combout
    Info (332115):      5.278      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~0~la_lab/laboutt[0]
    Info (332115):      6.623      1.345 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|dataf
    Info (332115):      6.650      0.027 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|combout
    Info (332115):      6.655      0.005 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~2~la_lab/laboutt[15]
    Info (332115):      6.765      0.110 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|dataa
    Info (332115):      6.892      0.127 FR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|combout
    Info (332115):      6.892      0.000 RR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|d
    Info (332115):      6.892      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     11.138      3.138  R                    clock network delay
    Info (332115):     11.677      0.539                       clock pessimism removed
    Info (332115):     11.647     -0.030                       clock uncertainty
    Info (332115):     11.766      0.119     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     6.892
    Info (332115): Data Required Time :    11.766
    Info (332115): Slack              :     4.874 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.081
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.081 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.681      3.681  R                    clock network delay
    Info (332115):      3.681      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115):      3.983      0.302 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a21|portadataout[0]
    Info (332115):      5.013      1.030 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[21]
    Info (332115):      5.013      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.830      3.264  R                    clock network delay
    Info (332115):     10.312      0.482                       clock pessimism removed
    Info (332115):     10.262     -0.050                       clock uncertainty
    Info (332115):     10.094     -0.168     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.013
    Info (332115): Data Required Time :    10.094
    Info (332115): Slack              :     5.081 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.218
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.218 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.166      3.166  R                    clock network delay
    Info (332115):      3.166      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]
    Info (332115):      3.287      0.121 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_2[4]|q
    Info (332115):      3.360      0.073 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]~la_lab/laboutt[16]
    Info (332115):      5.398      2.038 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~9|datab
    Info (332115):      5.505      0.107 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~9|combout
    Info (332115):      5.509      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3~9~la_lab/laboutb[16]
    Info (332115):      5.635      0.126 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~10|datad
    Info (332115):      5.714      0.079 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~10|combout
    Info (332115):      5.714      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3[4]|d
    Info (332115):      5.714      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.930      2.930  R                    clock network delay
    Info (332115):     11.068      0.138                       clock pessimism removed
    Info (332115):     10.768     -0.300                       clock uncertainty
    Info (332115):     10.932      0.164     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Data Arrival Time  :     5.714
    Info (332115): Data Required Time :    10.932
    Info (332115): Slack              :     5.218 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.555
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.555 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.008      3.008  R                    clock network delay
    Info (332115):      3.008      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115):      3.132      0.124 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|q
    Info (332115):      3.225      0.093 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3~la_mlab/laboutb[12]
    Info (332115):      3.416      0.191 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datab
    Info (332115):      3.542      0.126 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.548      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0~la_mlab/laboutb[15]
    Info (332115):      3.686      0.138 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      3.860      0.174 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      3.865      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_mlab/laboutb[10]
    Info (332115):      3.980      0.115 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|asdata
    Info (332115):      3.980      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     10.262      2.758  R                    clock network delay
    Info (332115):     10.512      0.250                       clock pessimism removed
    Info (332115):     10.482     -0.030                       clock uncertainty
    Info (332115):     10.535      0.053     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Arrival Time  :     3.980
    Info (332115): Data Required Time :    10.535
    Info (332115): Slack              :     6.555 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.658
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.658 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.683      2.683  R                    clock network delay
    Info (332115):      2.683      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115):      2.864      0.181 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[5]|q
    Info (332115):      2.915      0.051 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]~la_mlab/laboutt[14]
    Info (332115):      6.094      3.179 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      6.094      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.639      2.639  R                    clock network delay
    Info (332115):     12.784      0.145                       clock pessimism removed
    Info (332115):     12.754     -0.030                       clock uncertainty
    Info (332115):     12.752     -0.002     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.094
    Info (332115): Data Required Time :    12.752
    Info (332115): Slack              :     6.658 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.735
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.735 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.684      2.684  R                    clock network delay
    Info (332115):      2.684      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115):      2.874      0.190 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[8]|q
    Info (332115):      2.950      0.076 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]~la_mlab/laboutb[19]
    Info (332115):      6.049      3.099 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[8]
    Info (332115):      6.049      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.643      2.643  R                    clock network delay
    Info (332115):     12.788      0.145                       clock pessimism removed
    Info (332115):     12.758     -0.030                       clock uncertainty
    Info (332115):     12.784      0.026     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.049
    Info (332115): Data Required Time :    12.784
    Info (332115): Slack              :     6.735 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.323
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.323 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.676      2.676  R                    clock network delay
    Info (332115):      2.676      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115):      2.858      0.182 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[4]|q
    Info (332115):      2.906      0.048 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]~la_lab/laboutb[6]
    Info (332115):      5.438      2.532 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[4]
    Info (332115):      5.438      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.639      2.639  R                    clock network delay
    Info (332115):     12.784      0.145                       clock pessimism removed
    Info (332115):     12.754     -0.030                       clock uncertainty
    Info (332115):     12.761      0.007     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.438
    Info (332115): Data Required Time :    12.761
    Info (332115): Slack              :     7.323 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.435
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.435 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.488      6.488  R                    clock network delay
    Info (332115):      6.488      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115):      6.668      0.180 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[0]|q
    Info (332115):      6.753      0.085 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]~la_lab/laboutt[12]
    Info (332115):      6.918      0.165 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|datab
    Info (332115):      7.047      0.129 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|combout
    Info (332115):      7.047      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|d
    Info (332115):      7.047      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.683      5.683  R                    clock network delay
    Info (332115):     14.488      0.805                       clock pessimism removed
    Info (332115):     14.318     -0.170                       clock uncertainty
    Info (332115):     14.482      0.164     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     7.047
    Info (332115): Data Required Time :    14.482
    Info (332115): Slack              :     7.435 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.701
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.701 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.647      2.647  R                    clock network delay
    Info (332115):      2.647      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115):      2.829      0.182 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE|q
    Info (332115):      2.904      0.075 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE~la_lab/laboutb[7]
    Info (332115):      5.050      2.146 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      5.050      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.638      2.638  R                    clock network delay
    Info (332115):     12.783      0.145                       clock pessimism removed
    Info (332115):     12.753     -0.030                       clock uncertainty
    Info (332115):     12.751     -0.002     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.050
    Info (332115): Data Required Time :    12.751
    Info (332115): Slack              :     7.701 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.293
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.293 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.568      1.568  R                    clock network delay
    Info (332115):      1.568      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115):      1.702      0.134 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]|q
    Info (332115):      1.773      0.071 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]~la_mlab/laboutt[12]
    Info (332115):      2.939      1.166 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0|dataf
    Info (332115):      2.965      0.026 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0|combout
    Info (332115):      2.971      0.006 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0~la_mlab/laboutt[16]
    Info (332115):      3.603      0.632 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|datab
    Info (332115):      3.703      0.100 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|combout
    Info (332115):      3.703      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      3.703      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     17.731      1.065  F                    clock network delay
    Info (332115):     17.883      0.152                       clock pessimism removed
    Info (332115):     17.853     -0.030                       clock uncertainty
    Info (332115):     17.996      0.143     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Arrival Time  :     3.703
    Info (332115): Data Required Time :    17.996
    Info (332115): Slack              :    14.293 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.300
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 30.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.865      6.865  R                    clock network delay
    Info (332115):      6.865      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115):      7.046      0.181 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[6]|q
    Info (332115):      7.135      0.089 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]~la_lab/laboutb[11]
    Info (332115):      7.634      0.499 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|datab
    Info (332115):      7.768      0.134 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|combout
    Info (332115):      7.772      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|WideAnd1~0~la_lab/laboutt[4]
    Info (332115):      8.226      0.454 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|dataa
    Info (332115):      8.360      0.134 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|combout
    Info (332115):      8.360      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|d
    Info (332115):      8.360      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     37.949      5.949  R                    clock network delay
    Info (332115):     38.861      0.912                       clock pessimism removed
    Info (332115):     38.495     -0.366                       clock uncertainty
    Info (332115):     38.660      0.165     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     8.360
    Info (332115): Data Required Time :    38.660
    Info (332115): Slack              :    30.300 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.013
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.013 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.561      4.561  F                    clock network delay
    Info (332115):      4.561      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115):      4.678      0.117 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~RTM|q
    Info (332115):      4.678      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~0|datae
    Info (332115):      4.840      0.162 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~0|combout
    Info (332115):      4.840      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~RTM|d
    Info (332115):      4.840      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.311      5.311  F                    clock network delay
    Info (332115):      4.562     -0.749                       clock pessimism removed
    Info (332115):      4.562      0.000                       clock uncertainty
    Info (332115):      4.827      0.265      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Data Arrival Time  :     4.840
    Info (332115): Data Required Time :     4.827
    Info (332115): Slack              :     0.013 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.014
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.014 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_status_reg_en.r_avmm_busy
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.485      2.485  R                    clock network delay
    Info (332115):      2.485      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_status_reg_en.r_avmm_busy
    Info (332115):      2.595      0.110 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_status_reg_en.r_avmm_busy|q
    Info (332115):      2.595      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata~4|datae
    Info (332115):      2.754      0.159 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata~4|combout
    Info (332115):      2.754      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]|d
    Info (332115):      2.754      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.678      2.678  R                    clock network delay
    Info (332115):      2.485     -0.193                       clock pessimism removed
    Info (332115):      2.485      0.000                       clock uncertainty
    Info (332115):      2.740      0.255      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|alt_xcvr_native_rcfg_opt_logic_l7fzjpq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|avmm_readdata[2]
    Info (332115): Data Arrival Time  :     2.754
    Info (332115): Data Required Time :     2.740
    Info (332115): Slack              :     0.014 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.016
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.562      3.562  R                    clock network delay
    Info (332115):      3.562      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115):      3.671      0.109 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|q
    Info (332115):      3.671      0.000 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|datad
    Info (332115):      3.828      0.157 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|combout
    Info (332115):      3.828      0.000 FF  CELL  High Speed  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|d
    Info (332115):      3.828      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.220      4.220  R                    clock network delay
    Info (332115):      3.561     -0.659                       clock pessimism removed
    Info (332115):      3.561      0.000                       clock uncertainty
    Info (332115):      3.812      0.251      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]
    Info (332115): Data Arrival Time  :     3.828
    Info (332115): Data Required Time :     3.812
    Info (332115): Slack              :     0.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.016
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.000      0.883  R                    clock network delay
    Info (332115):      1.000      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115):      1.115      0.115 FF  uTco              i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|q
    Info (332115):      1.115      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|datad
    Info (332115):      1.273      0.158 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|combout
    Info (332115):      1.273      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|d
    Info (332115):      1.273      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.375      1.258  R                    clock network delay
    Info (332115):      1.000     -0.375                       clock pessimism removed
    Info (332115):      1.000      0.000                       clock uncertainty
    Info (332115):      1.257      0.257      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]
    Info (332115): Data Arrival Time  :     1.273
    Info (332115): Data Required Time :     1.257
    Info (332115): Slack              :     0.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.235      1.235  R                    clock network delay
    Info (332115):      1.235      0.000                       system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]
    Info (332115):      1.343      0.108 FF  uTco              i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]|q
    Info (332115):      1.504      0.161 FF  CELL  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]|d
    Info (332115):      1.504      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.579      1.579  R                    clock network delay
    Info (332115):      1.238     -0.341                       clock pessimism removed
    Info (332115):      1.238      0.000                       clock uncertainty
    Info (332115):      1.487      0.249      uTh              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Data Arrival Time  :     1.504
    Info (332115): Data Required Time :     1.487
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_eth_tse_std_synchronizer_bundle:U_SYNC_PCS_CLK|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|eth_speed_change_pcsclk
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.930      2.930  R                    clock network delay
    Info (332115):      2.930      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_eth_tse_std_synchronizer_bundle:U_SYNC_PCS_CLK|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]
    Info (332115):      3.030      0.100 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_SYNC_PCS_CLK|sync[0].u|std_sync_no_cut|dreg[1]|q
    Info (332115):      3.030      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|Equal4~0|datae
    Info (332115):      3.193      0.163 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|Equal4~0|combout
    Info (332115):      3.193      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|eth_speed_change_pcsclk|d
    Info (332115):      3.193      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|eth_speed_change_pcsclk
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.182      3.182  R                    clock network delay
    Info (332115):      2.930     -0.252                       clock pessimism removed
    Info (332115):      2.930      0.000                       clock uncertainty
    Info (332115):      3.176      0.246      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|eth_speed_change_pcsclk
    Info (332115): Data Arrival Time  :     3.193
    Info (332115): Data Required Time :     3.176
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf|adc_dsf_data[30]
    Info (332115): To Node      : system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[30]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.464      3.464  R                    clock network delay
    Info (332115):      3.464      0.000                       system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf|adc_dsf_data[30]
    Info (332115):      3.564      0.100 RR  uTco              i_system_bd|util_ad9680_cpack|g_dsf[0].i_dsf|adc_dsf_data[30]|q
    Info (332115):      3.564      0.000 RR  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data~72|datae
    Info (332115):      3.727      0.163 RR  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data~72|combout
    Info (332115):      3.727      0.000 RR  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data[30]|d
    Info (332115):      3.727      0.000 RR  CELL  High Speed  system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[30]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.115      4.115  R                    clock network delay
    Info (332115):      3.464     -0.651                       clock pessimism removed
    Info (332115):      3.464      0.000                       clock uncertainty
    Info (332115):      3.710      0.246      uTh              system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[30]
    Info (332115): Data Arrival Time  :     3.727
    Info (332115): Data Required Time :     3.710
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.176      3.176  R                    clock network delay
    Info (332115):      3.176      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      3.292      0.116 RR  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      3.292      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datae
    Info (332115):      3.455      0.163 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.455      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.455      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.691      3.691  R                    clock network delay
    Info (332115):      3.176     -0.515                       clock pessimism removed
    Info (332115):      3.176      0.000                       clock uncertainty
    Info (332115):      3.436      0.260      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.455
    Info (332115): Data Required Time :     3.436
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.022
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.022 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.136      3.136  R                    clock network delay
    Info (332115):      3.136      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115):      3.242      0.106 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]|q
    Info (332115):      3.242      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]~7|datae
    Info (332115):      3.400      0.158 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]~7|combout
    Info (332115):      3.400      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]|d
    Info (332115):      3.400      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.675      3.675  R                    clock network delay
    Info (332115):      3.136     -0.539                       clock pessimism removed
    Info (332115):      3.136      0.000                       clock uncertainty
    Info (332115):      3.378      0.242      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Data Arrival Time  :     3.400
    Info (332115): Data Required Time :     3.378
    Info (332115): Slack              :     0.022 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.758      2.758  R                    clock network delay
    Info (332115):      2.758      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115):      2.860      0.102 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|q
    Info (332115):      2.860      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datae
    Info (332115):      3.023      0.163 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.023      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM|d
    Info (332115):      3.023      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.008      3.008  R                    clock network delay
    Info (332115):      2.758     -0.250                       clock pessimism removed
    Info (332115):      2.758      0.000                       clock uncertainty
    Info (332115):      2.999      0.241      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM
    Info (332115): Data Arrival Time  :     3.023
    Info (332115): Data Required Time :     2.999
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.123 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.684      5.684  R                    clock network delay
    Info (332115):      5.684      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115):      5.788      0.104 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[0]|q
    Info (332115):      5.841      0.053 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]~la_mlab/laboutb[11]
    Info (332115):      5.987      0.146 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|asdata
    Info (332115):      5.987      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.489      6.489  R                    clock network delay
    Info (332115):      5.684     -0.805                       clock pessimism removed
    Info (332115):      5.684      0.000                       clock uncertainty
    Info (332115):      5.864      0.180      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Arrival Time  :     5.987
    Info (332115): Data Required Time :     5.864
    Info (332115): Slack              :     0.123 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.050      0.933  R                    clock network delay
    Info (332115):      1.050      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]
    Info (332115):      1.151      0.101 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[19]|q
    Info (332115):      1.204      0.053 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19]~la_lab/laboutb[7]
    Info (332115):      2.089      0.885 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[72]
    Info (332115):      2.089      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.315      1.198  R                    clock network delay
    Info (332115):      1.307     -0.008                       clock pessimism removed
    Info (332115):      1.576      0.269                       clock uncertainty
    Info (332115):      1.784      0.208      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.089
    Info (332115): Data Required Time :     1.784
    Info (332115): Slack              :     0.305 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.004      0.887  R                    clock network delay
    Info (332115):      1.004      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]
    Info (332115):      1.103      0.099 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[55]|q
    Info (332115):      1.149      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]~la_lab/laboutt[18]
    Info (332115):      2.073      0.924 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[8]
    Info (332115):      2.073      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.316      1.199  R                    clock network delay
    Info (332115):      1.308     -0.008                       clock pessimism removed
    Info (332115):      1.577      0.269                       clock uncertainty
    Info (332115):      1.768      0.191      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.073
    Info (332115): Data Required Time :     1.768
    Info (332115): Slack              :     0.305 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.437
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.437 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.949      5.949  R                    clock network delay
    Info (332115):      5.949      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115):      6.055      0.106 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|q
    Info (332115):      6.108      0.053 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]~la_lab/laboutb[7]
    Info (332115):      6.501      0.393 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|dataf
    Info (332115):      6.633      0.132 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|sumout
    Info (332115):      6.633      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|d
    Info (332115):      6.633      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.865      6.865  R                    clock network delay
    Info (332115):      5.953     -0.912                       clock pessimism removed
    Info (332115):      5.953      0.000                       clock uncertainty
    Info (332115):      6.196      0.243      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Arrival Time  :     6.633
    Info (332115): Data Required Time :     6.196
    Info (332115): Slack              :     0.437 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.458
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.458 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.491      2.491  R                    clock network delay
    Info (332115):      2.491      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      2.597      0.106 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      2.649      0.052 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_mlab/laboutt[8]
    Info (332115):      3.443      0.794 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.443      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.900      2.900  R                    clock network delay
    Info (332115):      2.755     -0.145                       clock pessimism removed
    Info (332115):      2.785      0.030                       clock uncertainty
    Info (332115):      2.985      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.443
    Info (332115): Data Required Time :     2.985
    Info (332115): Slack              :     0.458 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.492
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.492 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.007      0.890  R                    clock network delay
    Info (332115):      1.007      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115):      1.108      0.101 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[624]|q
    Info (332115):      1.155      0.047 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]~la_lab/laboutt[1]
    Info (332115):      1.274      0.119 RR    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|datad
    Info (332115):      1.332      0.058 RR  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|combout
    Info (332115):      1.333      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4~la_lab/laboutb[6]
    Info (332115):      2.012      0.679 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[38]
    Info (332115):      2.012      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.316      1.199  R                    clock network delay
    Info (332115):      1.107     -0.209                       clock pessimism removed
    Info (332115):      1.283      0.176                       clock uncertainty
    Info (332115):      1.520      0.237      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.012
    Info (332115): Data Required Time :     1.520
    Info (332115): Slack              :     0.492 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.619
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.619 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.483      2.483  R                    clock network delay
    Info (332115):      2.483      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115):      2.583      0.100 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[3]|q
    Info (332115):      2.648      0.065 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]~la_lab/laboutt[12]
    Info (332115):      3.589      0.941 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      3.589      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.895      2.895  R                    clock network delay
    Info (332115):      2.750     -0.145                       clock pessimism removed
    Info (332115):      2.780      0.030                       clock uncertainty
    Info (332115):      2.970      0.190      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.589
    Info (332115): Data Required Time :     2.970
    Info (332115): Slack              :     0.619 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.869
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.869 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[26]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.582      3.582  R                    clock network delay
    Info (332115):      3.582      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[26]
    Info (332115):      3.683      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[26]|q
    Info (332115):      3.735      0.052 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[26]~la_lab/laboutb[4]
    Info (332115):      4.828      1.093 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[26]
    Info (332115):      4.828      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.403      4.403  R                    clock network delay
    Info (332115):      3.797     -0.606                       clock pessimism removed
    Info (332115):      3.858      0.061                       clock uncertainty
    Info (332115):      3.959      0.101      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.828
    Info (332115): Data Required Time :     3.959
    Info (332115): Slack              :     0.869 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.909
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.909 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[25]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.591      3.591  R                    clock network delay
    Info (332115):      3.591      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[25]
    Info (332115):      3.692      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[25]|q
    Info (332115):      3.725      0.033 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[25]~la_lab/laboutb[9]
    Info (332115):      4.874      1.149 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[25]
    Info (332115):      4.874      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.403      4.403  R                    clock network delay
    Info (332115):      3.797     -0.606                       clock pessimism removed
    Info (332115):      3.858      0.061                       clock uncertainty
    Info (332115):      3.965      0.107      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.874
    Info (332115): Data Required Time :     3.965
    Info (332115): Slack              :     0.909 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.925
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.925 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.451      2.451  R                    clock network delay
    Info (332115):      2.451      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115):      2.551      0.100 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_read_int~RTM|q
    Info (332115):      2.597      0.046 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM~la_mlab/laboutt[10]
    Info (332115):      3.910      1.313 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      3.910      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.894      2.894  R                    clock network delay
    Info (332115):      2.749     -0.145                       clock pessimism removed
    Info (332115):      2.779      0.030                       clock uncertainty
    Info (332115):      2.985      0.206      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.910
    Info (332115): Data Required Time :     2.985
    Info (332115): Slack              :     0.925 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.927
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.927 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[21]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.582      3.582  R                    clock network delay
    Info (332115):      3.582      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[21]
    Info (332115):      3.683      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[21]|q
    Info (332115):      3.716      0.033 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[21]~la_mlab/laboutb[2]
    Info (332115):      4.910      1.194 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[21]
    Info (332115):      4.910      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.427      4.427  R                    clock network delay
    Info (332115):      3.821     -0.606                       clock pessimism removed
    Info (332115):      3.882      0.061                       clock uncertainty
    Info (332115):      3.983      0.101      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.910
    Info (332115): Data Required Time :     3.983
    Info (332115): Slack              :     0.927 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.939
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.939 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_read_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.490      2.490  R                    clock network delay
    Info (332115):      2.490      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_read_int~RTM
    Info (332115):      2.591      0.101 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_read_int~RTM|q
    Info (332115):      2.643      0.052 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_read_int~RTM~la_lab/laboutb[4]
    Info (332115):      3.923      1.280 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      3.923      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.895      2.895  R                    clock network delay
    Info (332115):      2.750     -0.145                       clock pessimism removed
    Info (332115):      2.780      0.030                       clock uncertainty
    Info (332115):      2.984      0.204      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.923
    Info (332115): Data Required Time :     2.984
    Info (332115): Slack              :     0.939 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.943
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.943 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[11]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.568      3.568  R                    clock network delay
    Info (332115):      3.568      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[11]
    Info (332115):      3.669      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[11]|q
    Info (332115):      3.702      0.033 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[11]~la_lab/laboutb[5]
    Info (332115):      4.944      1.242 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[11]
    Info (332115):      4.944      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.432      4.432  R                    clock network delay
    Info (332115):      3.826     -0.606                       clock pessimism removed
    Info (332115):      3.887      0.061                       clock uncertainty
    Info (332115):      4.001      0.114      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.944
    Info (332115): Data Required Time :     4.001
    Info (332115): Slack              :     0.943 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.104
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.104 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:165: set_multicycle_path -hold -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Multicycle - Hold End    : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       launch edge time
    Info (332115):     10.922      2.922  R                    clock network delay
    Info (332115):     10.922      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]
    Info (332115):     11.028      0.106 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[1]|q
    Info (332115):     11.096      0.068 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]~la_mlab/laboutt[3]
    Info (332115):     12.678      1.582 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[1]
    Info (332115):     12.678      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     10.940      4.140  R                    clock network delay
    Info (332115):     10.720     -0.220                       clock pessimism removed
    Info (332115):     11.324      0.604                       clock uncertainty
    Info (332115):     11.574      0.250      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :    12.678
    Info (332115): Data Required Time :    11.574
    Info (332115): Slack              :     1.104 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.644
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.644 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.117      4.117  R                    clock network delay
    Info (332115):      4.117      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.238      0.121 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.285      0.047 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      6.233      1.948 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_data[1]|clrn
    Info (332115):      6.233      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.458      3.458  R                    clock network delay
    Info (332115):      7.993      0.535                       clock pessimism removed
    Info (332115):      7.963     -0.030                       clock uncertainty
    Info (332115):      7.877     -0.086     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Data Arrival Time  :     6.233
    Info (332115): Data Required Time :     7.877
    Info (332115): Slack              :     1.644 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.558
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.558 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.256      4.256  R                    clock network delay
    Info (332115):      4.256      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.380      0.124 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      4.427      0.047 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.540      1.113 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clrn
    Info (332115):      5.540      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.563      3.563  R                    clock network delay
    Info (332115):      8.190      0.627                       clock pessimism removed
    Info (332115):      8.160     -0.030                       clock uncertainty
    Info (332115):      8.098     -0.062     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Arrival Time  :     5.540
    Info (332115): Data Required Time :     8.098
    Info (332115): Slack              :     2.558 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.861
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.861 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.746      3.746  R                    clock network delay
    Info (332115):      3.746      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.867      0.121 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.956      0.089 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      6.308      2.352 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      6.308      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.830      3.264  R                    clock network delay
    Info (332115):     10.235      0.405                       clock pessimism removed
    Info (332115):     10.185     -0.050                       clock uncertainty
    Info (332115):     10.169     -0.016     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     6.308
    Info (332115): Data Required Time :    10.169
    Info (332115): Slack              :     3.861 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.273
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.273 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.165      3.165  R                    clock network delay
    Info (332115):      3.165      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115):      3.287      0.122 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_1|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      3.347      0.060 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[10]
    Info (332115):      5.497      2.150 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_err|clrn
    Info (332115):      5.497      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.910      2.910  R                    clock network delay
    Info (332115):     11.129      0.219                       clock pessimism removed
    Info (332115):     10.829     -0.300                       clock uncertainty
    Info (332115):     10.770     -0.059     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Arrival Time  :     5.497
    Info (332115): Data Required Time :    10.770
    Info (332115): Slack              :     5.273 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.463
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.463 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.489      6.489  R                    clock network delay
    Info (332115):      6.489      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      6.612      0.123 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      6.612      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      6.824      0.212 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      6.829      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      8.057      1.228 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      8.084      0.027 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      8.088      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):      8.779      0.691 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):      8.779      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.683      5.683  R                    clock network delay
    Info (332115):     14.474      0.791                       clock pessimism removed
    Info (332115):     14.304     -0.170                       clock uncertainty
    Info (332115):     14.242     -0.062     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     8.779
    Info (332115): Data Required Time :    14.242
    Info (332115): Slack              :     5.463 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.629
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.629 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.274      5.274  F                    clock network delay
    Info (332115):      5.274      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115):      5.407      0.133 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_0|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      5.502      0.095 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[7]
    Info (332115):      7.375      1.873 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxd_o[5]|clrn
    Info (332115):      7.375      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.564      4.564  F                    clock network delay
    Info (332115):     13.284      0.720                       clock pessimism removed
    Info (332115):     13.058     -0.226                       clock uncertainty
    Info (332115):     13.004     -0.054     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Data Arrival Time  :     7.375
    Info (332115): Data Required Time :    13.004
    Info (332115): Slack              :     5.629 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.694
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.694 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     24.000     24.000                       launch edge time
    Info (332115):     30.489      6.489  R                    clock network delay
    Info (332115):     30.489      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):     30.612      0.123 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):     30.612      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):     30.824      0.212 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):     30.829      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     32.061      1.232 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|dataf
    Info (332115):     32.089      0.028 FR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_rst_n|combout
    Info (332115):     32.094      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_rst_n~la_lab/laboutt[11]
    Info (332115):     32.969      0.875 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|dprio_rst_n
    Info (332115):     32.969      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     38.090      6.090  R                    clock network delay
    Info (332115):     38.881      0.791                       clock pessimism removed
    Info (332115):     38.711     -0.170                       clock uncertainty
    Info (332115):     38.663     -0.048     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dprio_reg
    Info (332115): Data Arrival Time  :    32.969
    Info (332115): Data Required Time :    38.663
    Info (332115): Slack              :     5.694 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.977
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.977 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[12]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.717      2.717  R                    clock network delay
    Info (332115):      2.717      0.000                       system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      2.838      0.121 FF  uTco              i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      2.906      0.068 FF  CELL  High Speed  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~la_lab/laboutb[12]
    Info (332115):      5.898      2.992 FF    IC  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      5.924      0.026 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      5.930      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_mlab/laboutt[15]
    Info (332115):      6.479      0.549 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[12]|clrn
    Info (332115):      6.479      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[12]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.469      2.469  R                    clock network delay
    Info (332115):     12.553      0.084                       clock pessimism removed
    Info (332115):     12.523     -0.030                       clock uncertainty
    Info (332115):     12.456     -0.067     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[12]
    Info (332115): Data Arrival Time  :     6.479
    Info (332115): Data Required Time :    12.456
    Info (332115): Slack              :     5.977 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.331
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.633      3.633  R                    clock network delay
    Info (332115):      3.633      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.754      0.121 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.839      0.085 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      5.205      1.366 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[4]|clrn
    Info (332115):      5.205      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     11.136      3.136  R                    clock network delay
    Info (332115):     11.643      0.507                       clock pessimism removed
    Info (332115):     11.613     -0.030                       clock uncertainty
    Info (332115):     11.536     -0.077     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Arrival Time  :     5.205
    Info (332115): Data Required Time :    11.536
    Info (332115): Slack              :     6.331 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.990
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.990 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.007      3.007  R                    clock network delay
    Info (332115):      3.007      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      3.129      0.122 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      3.190      0.061 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      3.400      0.210 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]|clrn
    Info (332115):      3.400      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     10.262      2.758  R                    clock network delay
    Info (332115):     10.497      0.235                       clock pessimism removed
    Info (332115):     10.467     -0.030                       clock uncertainty
    Info (332115):     10.390     -0.077     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Arrival Time  :     3.400
    Info (332115): Data Required Time :    10.390
    Info (332115): Slack              :     6.990 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.418
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.418 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.675      3.675  R                    clock network delay
    Info (332115):      3.675      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.863      0.188 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.932      0.069 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      5.298      1.366 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.298      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.786      0.786  R                    clock network delay
    Info (332115):     20.716     -0.070                       clock uncertainty
    Info (332115):     20.716      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.298
    Info (332115): Data Required Time :    20.716
    Info (332115): Slack              :    15.418 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.538
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.538 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.568      1.568  R                    clock network delay
    Info (332115):      1.568      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.703      0.135 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.772      0.069 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      2.788      1.016 FF    IC  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      2.788      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     18.155      1.489  F                    clock network delay
    Info (332115):     18.411      0.256                       clock pessimism removed
    Info (332115):     18.381     -0.030                       clock uncertainty
    Info (332115):     18.326     -0.055     uTsu              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Arrival Time  :     2.788
    Info (332115): Data Required Time :    18.326
    Info (332115): Slack              :    15.538 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.050
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.050 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.675      3.675  R                    clock network delay
    Info (332115):      3.675      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.863      0.188 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.931      0.068 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      4.666      0.735 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.666      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.786      0.786  R                    clock network delay
    Info (332115):     20.716     -0.070                       clock uncertainty
    Info (332115):     20.716      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.666
    Info (332115): Data Required Time :    20.716
    Info (332115): Slack              :    16.050 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.281
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.675      3.675  R                    clock network delay
    Info (332115):      3.675      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.858      0.183 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.902      0.044 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      4.435      0.533 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.435      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.786      0.786  R                    clock network delay
    Info (332115):     20.716     -0.070                       clock uncertainty
    Info (332115):     20.716      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.435
    Info (332115): Data Required Time :    20.716
    Info (332115): Slack              :    16.281 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.344
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.344 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.675      3.675  R                    clock network delay
    Info (332115):      3.675      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.853      0.178 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.938      0.085 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      4.336      0.398 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.336      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.750      0.750  R                    clock network delay
    Info (332115):     20.680     -0.070                       clock uncertainty
    Info (332115):     20.680      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.336
    Info (332115): Data Required Time :    20.680
    Info (332115): Slack              :    16.344 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.581
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.581 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.677      3.677  R                    clock network delay
    Info (332115):      3.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.859      0.182 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.903      0.044 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      4.868      0.965 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.868      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.519      1.519  R                    clock network delay
    Info (332115):     21.449     -0.070                       clock uncertainty
    Info (332115):     21.449      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.868
    Info (332115): Data Required Time :    21.449
    Info (332115): Slack              :    16.581 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.918
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.918 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.677      3.677  R                    clock network delay
    Info (332115):      3.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.858      0.181 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.926      0.068 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      4.531      0.605 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.531      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.519      1.519  R                    clock network delay
    Info (332115):     21.449     -0.070                       clock uncertainty
    Info (332115):     21.449      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.531
    Info (332115): Data Required Time :    21.449
    Info (332115): Slack              :    16.918 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.056
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.056 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.677      3.677  R                    clock network delay
    Info (332115):      3.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.859      0.182 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.927      0.068 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      4.393      0.466 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.393      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.519      1.519  R                    clock network delay
    Info (332115):     21.449     -0.070                       clock uncertainty
    Info (332115):     21.449      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.393
    Info (332115): Data Required Time :    21.449
    Info (332115): Slack              :    17.056 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.113
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.113 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.677      3.677  R                    clock network delay
    Info (332115):      3.677      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.854      0.177 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.914      0.060 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      4.337      0.423 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.337      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.520      1.520  R                    clock network delay
    Info (332115):     21.450     -0.070                       clock uncertainty
    Info (332115):     21.450      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.337
    Info (332115): Data Required Time :    21.450
    Info (332115): Slack              :    17.113 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.427
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.427 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.007      3.007  R                    clock network delay
    Info (332115):      3.007      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      3.182      0.175 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      3.182      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datae
    Info (332115):      3.405      0.223 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.409      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      5.854      2.445 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      5.854      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.548      0.919  R                    clock network delay
    Info (332115):     23.348     -0.200                       clock uncertainty
    Info (332115):     23.281     -0.067     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     5.854
    Info (332115): Data Required Time :    23.281
    Info (332115): Slack              :    17.427 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.075
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.662      2.662  R                    clock network delay
    Info (332115):      2.662      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.839      0.177 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.900      0.061 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      3.421      0.521 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.503      0.082 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.507      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      5.542      2.035 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.542      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.709      3.709  R                    clock network delay
    Info (332115):     53.678     -0.031                       clock uncertainty
    Info (332115):     53.617     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.542
    Info (332115): Data Required Time :    53.617
    Info (332115): Slack              :    48.075 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.298
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.298 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.662      2.662  R                    clock network delay
    Info (332115):      2.662      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.839      0.177 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.900      0.061 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      3.275      0.375 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      3.301      0.026 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.306      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      5.324      2.018 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.324      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.714      3.714  R                    clock network delay
    Info (332115):     53.683     -0.031                       clock uncertainty
    Info (332115):     53.622     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.324
    Info (332115): Data Required Time :    53.622
    Info (332115): Slack              :    48.298 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.337
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.662      2.662  R                    clock network delay
    Info (332115):      2.662      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.839      0.177 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.900      0.061 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      3.394      0.494 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.474      0.080 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.479      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      5.258      1.779 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.258      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.687      3.687  R                    clock network delay
    Info (332115):     53.656     -0.031                       clock uncertainty
    Info (332115):     53.595     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.258
    Info (332115): Data Required Time :    53.595
    Info (332115): Slack              :    48.337 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.454
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.454 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.662      2.662  R                    clock network delay
    Info (332115):      2.662      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.839      0.177 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.900      0.061 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      3.559      0.659 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.643      0.084 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.648      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      5.141      1.493 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.141      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.687      3.687  R                    clock network delay
    Info (332115):     53.656     -0.031                       clock uncertainty
    Info (332115):     53.595     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.141
    Info (332115): Data Required Time :    53.595
    Info (332115): Slack              :    48.454 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.161
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.927      2.927  R                    clock network delay
    Info (332115):      2.927      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115):      3.027      0.100 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q
    Info (332115):      3.073      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]
    Info (332115):      3.179      0.106 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clrn
    Info (332115):      3.179      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.178      3.178  R                    clock network delay
    Info (332115):      2.941     -0.237                       clock pessimism removed
    Info (332115):      2.941      0.000                       clock uncertainty
    Info (332115):      3.018      0.077      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Arrival Time  :     3.179
    Info (332115): Data Required Time :     3.018
    Info (332115): Slack              :     0.161 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.169
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.169 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.530      2.530  R                    clock network delay
    Info (332115):      2.530      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      2.630      0.100 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      2.678      0.048 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18]
    Info (332115):      2.769      0.091 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      2.769      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.726      2.726  R                    clock network delay
    Info (332115):      2.543     -0.183                       clock pessimism removed
    Info (332115):      2.543      0.000                       clock uncertainty
    Info (332115):      2.600      0.057      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     2.769
    Info (332115): Data Required Time :     2.600
    Info (332115): Slack              :     0.169 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.466      3.466  R                    clock network delay
    Info (332115):      3.466      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.565      0.099 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.600      0.035 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      3.696      0.096 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clrn
    Info (332115):      3.696      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.117      4.117  R                    clock network delay
    Info (332115):      3.466     -0.651                       clock pessimism removed
    Info (332115):      3.466      0.000                       clock uncertainty
    Info (332115):      3.516      0.050      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Arrival Time  :     3.696
    Info (332115): Data Required Time :     3.516
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.184
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.184 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.562      4.562  F                    clock network delay
    Info (332115):      4.562      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd
    Info (332115):      4.668      0.106 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|reset_ff_rd|q
    Info (332115):      4.717      0.049 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_rd~la_lab/laboutt[17]
    Info (332115):      4.834      0.117 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_RD|b_out[2]|clrn
    Info (332115):      4.834      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.310      5.310  F                    clock network delay
    Info (332115):      4.575     -0.735                       clock pessimism removed
    Info (332115):      4.575      0.000                       clock uncertainty
    Info (332115):      4.650      0.075      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|b_out[2]
    Info (332115): Data Arrival Time  :     4.834
    Info (332115): Data Required Time :     4.650
    Info (332115): Slack              :     0.184 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.198
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.198 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.757      2.757  R                    clock network delay
    Info (332115):      2.757      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.858      0.101 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.904      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      3.017      0.113 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      3.017      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.007      3.007  R                    clock network delay
    Info (332115):      2.757     -0.250                       clock pessimism removed
    Info (332115):      2.757      0.000                       clock uncertainty
    Info (332115):      2.819      0.062      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     3.017
    Info (332115): Data Required Time :     2.819
    Info (332115): Slack              :     0.198 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.218
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.218 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.097      3.097  R                    clock network delay
    Info (332115):      3.097      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.196      0.099 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.261      0.065 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      3.372      0.111 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[0].sync_r[1]|clrn
    Info (332115):      3.372      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.633      3.633  R                    clock network delay
    Info (332115):      3.097     -0.536                       clock pessimism removed
    Info (332115):      3.097      0.000                       clock uncertainty
    Info (332115):      3.154      0.057      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Arrival Time  :     3.372
    Info (332115): Data Required Time :     3.154
    Info (332115): Slack              :     0.218 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.352
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.352 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.597      3.597  R                    clock network delay
    Info (332115):      3.597      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.699      0.102 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.734      0.035 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      4.007      0.273 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clrn
    Info (332115):      4.007      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.239      4.239  R                    clock network delay
    Info (332115):      3.594     -0.645                       clock pessimism removed
    Info (332115):      3.594      0.000                       clock uncertainty
    Info (332115):      3.655      0.061      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Arrival Time  :     4.007
    Info (332115): Data Required Time :     3.655
    Info (332115): Slack              :     0.352 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.516
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.516 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.231      1.231  R                    clock network delay
    Info (332115):      1.231      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.342      0.111 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.395      0.053 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      1.944      0.549 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_9[3]|clrn
    Info (332115):      1.944      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.518      1.518  R                    clock network delay
    Info (332115):      1.366     -0.152                       clock pessimism removed
    Info (332115):      1.366      0.000                       clock uncertainty
    Info (332115):      1.428      0.062      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Arrival Time  :     1.944
    Info (332115): Data Required Time :     1.428
    Info (332115): Slack              :     0.516 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.678
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.678 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.684      5.684  R                    clock network delay
    Info (332115):      5.684      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      5.785      0.101 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      5.785      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      5.955      0.170 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      5.958      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      6.977      1.019 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|clrn
    Info (332115):      6.977      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.865      6.865  R                    clock network delay
    Info (332115):      6.074     -0.791                       clock pessimism removed
    Info (332115):      6.244      0.170                       clock uncertainty
    Info (332115):      6.299      0.055      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     6.977
    Info (332115): Data Required Time :     6.299
    Info (332115): Slack              :     0.678 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.807
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.807 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.226      3.226  R                    clock network delay
    Info (332115):      3.226      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.326      0.100 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.394      0.068 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      5.266      1.872 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.266      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.838      3.838  R                    clock network delay
    Info (332115):      3.433     -0.405                       clock pessimism removed
    Info (332115):      3.433      0.000                       clock uncertainty
    Info (332115):      3.459      0.026      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.266
    Info (332115): Data Required Time :     3.459
    Info (332115): Slack              :     1.807 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.815
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.815 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.684      5.684  R                    clock network delay
    Info (332115):      5.684      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      5.785      0.101 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      5.785      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      5.955      0.170 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      5.958      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      6.987      1.029 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      7.009      0.022 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      7.011      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):      7.574      0.563 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):      7.574      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.488      6.488  R                    clock network delay
    Info (332115):      5.697     -0.791                       clock pessimism removed
    Info (332115):      5.697      0.000                       clock uncertainty
    Info (332115):      5.759      0.062      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     7.574
    Info (332115): Data Required Time :     5.759
    Info (332115): Slack              :     1.815 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.360
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.360 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.020      0.903  R                    clock network delay
    Info (332115):      1.020      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.262      0.242 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      2.768      1.506 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datab
    Info (332115):      2.859      0.091 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      2.861      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      4.764      1.903 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      4.764      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.414      1.297  R                    clock network delay
    Info (332115):      1.205     -0.209                       clock pessimism removed
    Info (332115):      1.345      0.140                       clock uncertainty
    Info (332115):      1.404      0.059      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     4.764
    Info (332115): Data Required Time :     1.404
    Info (332115): Slack              :     3.360 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.378
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.138      3.138  R                    clock network delay
    Info (332115):      3.138      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.238      0.100 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.271      0.033 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      3.584      0.313 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.584      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.864      2.136  R                    clock network delay
    Info (332115):     -7.794      0.070                       clock uncertainty
    Info (332115):     -7.794      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.584
    Info (332115): Data Required Time :    -7.794
    Info (332115): Slack              :    11.378 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.422
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.422 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.138      3.138  R                    clock network delay
    Info (332115):      3.138      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.238      0.100 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.290      0.052 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      3.628      0.338 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.628      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.864      2.136  R                    clock network delay
    Info (332115):     -7.794      0.070                       clock uncertainty
    Info (332115):     -7.794      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.628
    Info (332115): Data Required Time :    -7.794
    Info (332115): Slack              :    11.422 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.525
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.525 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.138      3.138  R                    clock network delay
    Info (332115):      3.138      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.238      0.100 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.303      0.065 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      3.730      0.427 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.730      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.865      2.135  R                    clock network delay
    Info (332115):     -7.795      0.070                       clock uncertainty
    Info (332115):     -7.795      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.730
    Info (332115): Data Required Time :    -7.795
    Info (332115): Slack              :    11.525 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.783
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.783 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.138      3.138  R                    clock network delay
    Info (332115):      3.138      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.238      0.100 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.284      0.046 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      3.988      0.704 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.988      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.865      2.135  R                    clock network delay
    Info (332115):     -7.795      0.070                       clock uncertainty
    Info (332115):     -7.795      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.988
    Info (332115): Data Required Time :    -7.795
    Info (332115): Slack              :    11.783 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.887
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.887 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.136      3.136  R                    clock network delay
    Info (332115):      3.136      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.236      0.100 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.288      0.052 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      3.580      0.292 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.580      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.377      1.623  R                    clock network delay
    Info (332115):     -8.307      0.070                       clock uncertainty
    Info (332115):     -8.307      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.580
    Info (332115): Data Required Time :    -8.307
    Info (332115): Slack              :    11.887 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.919
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.919 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.136      3.136  R                    clock network delay
    Info (332115):      3.136      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.237      0.101 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.270      0.033 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      3.655      0.385 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.655      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.334      1.666  R                    clock network delay
    Info (332115):     -8.264      0.070                       clock uncertainty
    Info (332115):     -8.264      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.655
    Info (332115): Data Required Time :    -8.264
    Info (332115): Slack              :    11.919 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.087
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.136      3.136  R                    clock network delay
    Info (332115):      3.136      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.242      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.307      0.065 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      3.823      0.516 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.823      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.334      1.666  R                    clock network delay
    Info (332115):     -8.264      0.070                       clock uncertainty
    Info (332115):     -8.264      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.823
    Info (332115): Data Required Time :    -8.264
    Info (332115): Slack              :    12.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.498
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.498 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.136      3.136  R                    clock network delay
    Info (332115):      3.136      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.242      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.310      0.068 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      4.234      0.924 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.234      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.334      1.666  R                    clock network delay
    Info (332115):     -8.264      0.070                       clock uncertainty
    Info (332115):     -8.264      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.234
    Info (332115): Data Required Time :    -8.264
    Info (332115): Slack              :    12.498 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.482
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.482 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.506      2.506  R                    clock network delay
    Info (332115):      2.506      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.606      0.100 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.606      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.774      0.168 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.776      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      3.968      1.192 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.968      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -45.597      4.403  R                    clock network delay
    Info (332115):    -45.536      0.061                       clock uncertainty
    Info (332115):    -45.514      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.968
    Info (332115): Data Required Time :   -45.514
    Info (332115): Slack              :    49.482 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.672
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.672 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.458      2.458  R                    clock network delay
    Info (332115):      2.458      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.557      0.099 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.557      0.000 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.730      0.173 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.731      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      4.158      1.427 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.158      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -45.597      4.403  R                    clock network delay
    Info (332115):    -45.536      0.061                       clock uncertainty
    Info (332115):    -45.514      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.158
    Info (332115): Data Required Time :   -45.514
    Info (332115): Slack              :    49.672 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.832
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.832 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.485      2.485  R                    clock network delay
    Info (332115):      2.485      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      2.586      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      2.621      0.035 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[18]
    Info (332115):      2.726      0.105 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      2.749      0.023 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.751      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      4.342      1.591 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.342      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -45.573      4.427  R                    clock network delay
    Info (332115):    -45.512      0.061                       clock uncertainty
    Info (332115):    -45.490      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.342
    Info (332115): Data Required Time :   -45.490
    Info (332115): Slack              :    49.832 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.884
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.884 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.476      2.476  R                    clock network delay
    Info (332115):      2.476      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.576      0.100 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.576      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.744      0.168 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.746      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      4.399      1.653 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.399      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -45.568      4.432  R                    clock network delay
    Info (332115):    -45.507      0.061                       clock uncertainty
    Info (332115):    -45.485      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.399
    Info (332115): Data Required Time :   -45.485
    Info (332115): Slack              :    49.884 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is 1.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.441               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.529               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.610               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.636               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.653               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.915               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.957               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.968               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     2.001               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     3.536               0.000 sys_clk_100mhz 
    Info (332119):     3.571               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     4.853               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     5.289               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     5.547               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     5.678               0.000 eth_ref_clk 
    Info (332119):     6.704               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     7.340               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.408               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     7.492               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     7.831               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     8.137               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):    14.736               0.000 altera_reserved_tck 
    Info (332119):    30.554               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
Info (332146): Worst-case hold slack is 0.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.010               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.011               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.011               0.000 sys_clk_100mhz 
    Info (332119):     0.012               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     0.015               0.000 eth_ref_clk 
    Info (332119):     0.016               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.017               0.000 altera_reserved_tck 
    Info (332119):     0.017               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.020               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     0.026               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.083               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     0.167               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     0.167               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     0.328               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     0.350               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     0.369               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.420               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.608               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.611               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.673               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.678               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.695               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.697               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.828               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
Info (332146): Worst-case recovery slack is 2.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.085               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     2.850               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     4.449               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     5.841               0.000 eth_ref_clk 
    Info (332119):     5.927               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     6.149               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     6.165               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     6.693               0.000 sys_clk_100mhz 
    Info (332119):     6.723               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     7.069               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):    15.779               0.000 altera_reserved_tck 
    Info (332119):    17.155               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    17.162               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.407               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    17.513               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    17.561               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    17.658               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    17.846               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.875               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    18.386               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    48.599               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    48.811               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    48.811               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    48.921               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 eth_ref_clk 
    Info (332119):     0.141               0.000 sys_clk_100mhz 
    Info (332119):     0.144               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     0.152               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.159               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     0.183               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.274               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.409               0.000 altera_reserved_tck 
    Info (332119):     0.468               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):     1.363               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     1.435               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     2.582               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):    10.535               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.540               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.664               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    10.955               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    11.012               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    11.051               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    11.123               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    11.293               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    49.325               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    49.488               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    49.604               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    49.628               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.206               0.000 ddr3_dqs_p[2]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[3]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[6]_IN 
    Info (332119):     0.206               0.000 ddr3_dqs_p[7]_IN 
    Info (332119):     0.207               0.000 ddr3_dqs_p[0]_IN 
    Info (332119):     0.207               0.000 ddr3_dqs_p[1]_IN 
    Info (332119):     0.207               0.000 ddr3_dqs_p[4]_IN 
    Info (332119):     0.207               0.000 ddr3_dqs_p[5]_IN 
    Info (332119):     0.357               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0] 
    Info (332119):     0.456               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk 
    Info (332119):     0.456               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_10 
    Info (332119):     0.456               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_8 
    Info (332119):     0.456               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_9 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_0 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_1 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_2 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_3 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_4 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_5 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_6 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr3_cntrl_wf_clk_7 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr3_cntrl_vco_clk_2 
    Info (332119):     0.767               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|loaden[0] 
    Info (332119):     0.890               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_0 
    Info (332119):     0.891               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_1 
    Info (332119):     0.891               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_2 
    Info (332119):     1.403               0.000 rx_ref_clk 
    Info (332119):     1.474               0.000 tx_ref_clk 
    Info (332119):     1.546               0.000 i_system_bd|sys_ddr3_cntrl_core_usr_clk 
    Info (332119):     1.673               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.677               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.829               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 
    Info (332119):     1.830               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 
    Info (332119):     1.830               0.000 i_system_bd|sys_ddr3_cntrl_phy_clk_l_2 
    Info (332119):     1.847               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.847               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.847               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.847               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.949               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.949               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.949               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.949               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.981               0.000 i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk 
    Info (332119):     3.658               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 
    Info (332119):     3.689               0.000 eth_ref_clk 
    Info (332119):     3.738               0.000 i_system_bd|sys_ddr3_cntrl_ref_clock 
    Info (332119):     3.884               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     3.982               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2] 
    Info (332119):     4.676               0.000 sys_clk_100mhz 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):    15.951               0.000 i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk 
    Info (332119):    16.513               0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 6.484 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.592 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.596 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.657 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.765 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.765 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.776 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500 "
Info (332115): Worst-case slack is 6.794 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.816 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.874 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.900 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.922 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.938 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.960 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 6.983 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 7.026 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332115): Worst-case slack is 7.029 for "set_max_skew -from [get_registers {system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 "
Info (332163): Fast 900mV -40C Model Net Delay Summary
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  1.622  3.001  1.379 [all_registers] [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  1.844  3.001  1.157 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.282  3.001  0.719 [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  2.286  3.001  0.715 [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]
    Info (332163):  [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  3.421  4.000  0.579 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}]
    Info (332163):   [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}]  max 
    Info (332163): set_net_delay  3.952  6.000  2.048 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  4.987  6.000  1.013 [get_pins -compatibility_mode {*|q}]
    Info (332163):    [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}]  max 
    Info (332163): set_net_delay  5.453  6.000  0.547 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.561  6.000  0.439 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.566  6.000  0.434 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.623  6.000  0.377 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.660  6.000  0.340 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.705  6.000  0.295 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.718  6.000  0.282 [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}]
    Info (332163):  [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.733  6.000  0.267 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.750  6.000  0.250 [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): set_net_delay  5.787  6.000  0.213 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 993 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 993
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.604
    Info (332114): Worst Case Available Settling Time: 3.166 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_trc56rq
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_trc56rq INSTANCE: i_system_bd|sys_ddr3_cntrl
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.529
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.167
    Info (332115): -from [get_keepers *]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.441
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.089
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 20.378
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_keepers *].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 2.582
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_keepers *]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 3.247
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.026
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.069
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.159
    Info (332115): -from [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr3_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_* i_system_bd|sys_ddr3_cntrl_core_afi_* i_system_bd|sys_ddr3_cntrl_core_dft_* i_system_bd|sys_ddr3_cntrl_ref_clock i_system_bd|sys_ddr3_cntrl_core_nios_clk i_system_bd|sys_ddr3_cntrl_oct_clock i_system_bd|sys_ddr3_cntrl_oct_gated_clock i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr3_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_trc56rq - Instance: i_system_bd|sys_ddr3_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV -40C Model)                     |  0.065  0.065
Info: Core (Fast 900mV -40C Model)                                |  1.441  0.026
Info: Core Recovery/Removal (Fast 900mV -40C Model)               |  7.069  0.159
Info: DQS Gating (Fast 900mV -40C Model)                          |  0.054  0.054
Info: Read Capture (Fast 900mV -40C Model)                        |  0.014  0.014
Info: Write (Fast 900mV -40C Model)                               |  0.016  0.016
Info: Write Levelling (Fast 900mV -40C Model)                     |  0.119  0.119
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.441
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.441 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
    Info (332115): Multicycle - Setup Start : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.251      1.134  R                    clock network delay
    Info (332115):      1.251      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.607      0.356 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready
    Info (332115):      2.361      0.754 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf
    Info (332115):      2.386      0.025 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout
    Info (332115):      2.390      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]
    Info (332115):      3.413      1.023 FF    IC  High Speed  i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|ena
    Info (332115):      3.413      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.748      0.879  R                    clock network delay
    Info (332115):      4.949      0.201                       clock pessimism removed
    Info (332115):      4.829     -0.120                       clock uncertainty
    Info (332115):      4.854      0.025     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]
    Info (332115): Data Arrival Time  :     3.413
    Info (332115): Data Required Time :     4.854
    Info (332115): Slack              :     1.441 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.529
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.529 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[536]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.314      1.197  R                    clock network delay
    Info (332115):      1.314      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[536]
    Info (332115):      1.432      0.118 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[536]|q
    Info (332115):      1.479      0.047 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[536]~la_lab/laboutb[1]
    Info (332115):      3.071      1.592 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_from_core[91]
    Info (332115):      3.071      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.704      0.835  R                    clock network delay
    Info (332115):      4.710      0.006                       clock pessimism removed
    Info (332115):      4.467     -0.243                       clock uncertainty
    Info (332115):      4.600      0.133     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.071
    Info (332115): Data Required Time :     4.600
    Info (332115): Slack              :     1.529 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.610
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.610 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.308      1.191  R                    clock network delay
    Info (332115):      1.308      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]
    Info (332115):      1.425      0.117 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|q
    Info (332115):      1.470      0.045 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]~la_lab/laboutt[14]
    Info (332115):      2.462      0.992 FF    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|dataf
    Info (332115):      2.487      0.025 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3|combout
    Info (332115):      2.490      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[9]~3~la_lab/laboutb[4]
    Info (332115):      3.342      0.852 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[37]
    Info (332115):      3.342      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.714      0.845  R                    clock network delay
    Info (332115):      4.915      0.201                       clock pessimism removed
    Info (332115):      4.765     -0.150                       clock uncertainty
    Info (332115):      4.952      0.187     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     3.342
    Info (332115): Data Required Time :     4.952
    Info (332115): Slack              :     1.610 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.636
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.636 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.297      1.180  R                    clock network delay
    Info (332115):      1.297      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]
    Info (332115):      1.420      0.123 FF  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[240]|q
    Info (332115):      1.488      0.068 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[240]~la_mlab/laboutt[4]
    Info (332115):      2.982      1.494 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[83]
    Info (332115):      2.982      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.699      0.830  R                    clock network delay
    Info (332115):      4.705      0.006                       clock pessimism removed
    Info (332115):      4.462     -0.243                       clock uncertainty
    Info (332115):      4.618      0.156     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.982
    Info (332115): Data Required Time :     4.618
    Info (332115): Slack              :     1.636 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.653
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.653 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.629      3.629  R                    clock network delay
    Info (332115):      3.629      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]
    Info (332115):      3.747      0.118 FF  uTco              i_system_bd|ad9680_adcfifo|adc_waddr_int[10]|q
    Info (332115):      3.792      0.045 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[10]~la_lab/laboutb[1]
    Info (332115):      5.936      2.144 FF    IC  High Speed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a415|portaaddr[10]
    Info (332115):      5.936      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.981      2.981  R                    clock network delay
    Info (332115):      7.481      0.500                       clock pessimism removed
    Info (332115):      7.451     -0.030                       clock uncertainty
    Info (332115):      7.589      0.138     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a415~reg0
    Info (332115): Data Arrival Time  :     5.936
    Info (332115): Data Required Time :     7.589
    Info (332115): Slack              :     1.653 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.830
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.830 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.720      3.720  R                    clock network delay
    Info (332115):      3.720      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]
    Info (332115):      3.838      0.118 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[37]|q
    Info (332115):      3.879      0.041 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[37]~la_mlab/laboutb[6]
    Info (332115):      5.947      2.068 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[37]
    Info (332115):      5.947      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.253      3.253  R                    clock network delay
    Info (332115):      7.810      0.557                       clock pessimism removed
    Info (332115):      7.779     -0.031                       clock uncertainty
    Info (332115):      7.777     -0.002     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.947
    Info (332115): Data Required Time :     7.777
    Info (332115): Slack              :     1.830 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.915
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.915 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.707      3.707  R                    clock network delay
    Info (332115):      3.707      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]
    Info (332115):      3.831      0.124 FF  uTco              i_system_bd|util_ad9144_upack|g_dmx[2].i_dmx|dac_data_int_0[9]|q
    Info (332115):      3.895      0.064 FF  CELL  High Speed  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[2].i_dmx|dac_data_int_0[9]~la_mlab/laboutb[0]
    Info (332115):      5.816      1.921 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|datad
    Info (332115):      5.893      0.077 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|Mux22~1|combout
    Info (332115):      5.893      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_core|g_channel[0].i_channel|dac_data[41]|d
    Info (332115):      5.893      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.125      3.125  R                    clock network delay
    Info (332115):      7.682      0.557                       clock pessimism removed
    Info (332115):      7.652     -0.030                       clock uncertainty
    Info (332115):      7.808      0.156     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|dac_data[41]
    Info (332115): Data Arrival Time  :     5.893
    Info (332115): Data Required Time :     7.808
    Info (332115): Slack              :     1.915 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.957
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.957 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.734      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]
    Info (332115):      3.850      0.116 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[35]|q
    Info (332115):      3.914      0.064 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[35]~la_lab/laboutb[12]
    Info (332115):      5.748      1.834 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      5.748      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.237      3.237  R                    clock network delay
    Info (332115):      7.794      0.557                       clock pessimism removed
    Info (332115):      7.763     -0.031                       clock uncertainty
    Info (332115):      7.705     -0.058     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.748
    Info (332115): Data Required Time :     7.705
    Info (332115): Slack              :     1.957 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.968
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.968 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.731      3.731  R                    clock network delay
    Info (332115):      3.731      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]
    Info (332115):      3.846      0.115 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[35]|q
    Info (332115):      3.887      0.041 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[35]~la_lab/laboutt[18]
    Info (332115):      5.729      1.842 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[35]
    Info (332115):      5.729      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.229      3.229  R                    clock network delay
    Info (332115):      7.786      0.557                       clock pessimism removed
    Info (332115):      7.755     -0.031                       clock uncertainty
    Info (332115):      7.697     -0.058     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.729
    Info (332115): Data Required Time :     7.697
    Info (332115): Slack              :     1.968 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.001
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.001 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.719      3.719  R                    clock network delay
    Info (332115):      3.719      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]
    Info (332115):      3.837      0.118 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[8]|q
    Info (332115):      3.901      0.064 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[8]~la_lab/laboutb[0]
    Info (332115):      5.754      1.853 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      5.754      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.247      3.247  R                    clock network delay
    Info (332115):      7.804      0.557                       clock pessimism removed
    Info (332115):      7.773     -0.031                       clock uncertainty
    Info (332115):      7.755     -0.018     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.754
    Info (332115): Data Required Time :     7.755
    Info (332115): Slack              :     2.001 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.536
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.536 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115): To Node      : flash_data[8]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.371      2.371  R                    clock network delay
    Info (332115):      2.371      0.000                       system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29
    Info (332115):      2.488      0.117 RR  uTco              i_system_bd|sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29|q
    Info (332115):      2.554      0.066 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_tristate_conduit_bridge_181_naoupdy:sys_flash_bridge|tcm_data_outen_reg~_Duplicate_29~la_lab/laboutt[5]
    Info (332115):      3.139      0.585 RF    IC  High Speed  flash_data[8]~output|oe
    Info (332115):      4.434      1.295 FF  CELL              flash_data[8]~output|o
    Info (332115):      4.434      0.000 FF  CELL              flash_data[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     10.000      0.000  R                    clock network delay
    Info (332115):      9.970     -0.030                       clock uncertainty
    Info (332115):      7.970     -2.000  F  oExt              flash_data[8]
    Info (332115): Data Arrival Time  :     4.434
    Info (332115): Data Required Time :     7.970
    Info (332115): Slack              :     3.536 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.571
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.571 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       launch edge time
    Info (332115):      8.836      4.836  R                    clock network delay
    Info (332115):      8.836      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]
    Info (332115):      8.956      0.120 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]|q
    Info (332115):      9.040      0.084 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.cdr_sync_reg[2]~la_lab/laboutt[7]
    Info (332115):      9.113      0.073 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.rx_reg[2]|asdata
    Info (332115):      9.113      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.079      4.079  F                    clock network delay
    Info (332115):     12.805      0.726                       clock pessimism removed
    Info (332115):     12.579     -0.226                       clock uncertainty
    Info (332115):     12.684      0.105     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.rx_reg[2]
    Info (332115): Data Arrival Time  :     9.113
    Info (332115): Data Required Time :    12.684
    Info (332115): Slack              :     3.571 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.853
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.853 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:164: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.756      2.756  R                    clock network delay
    Info (332115):      2.756      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]
    Info (332115):      2.873      0.117 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[6]|q
    Info (332115):      2.914      0.041 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[6]~la_mlab/laboutb[13]
    Info (332115):      4.944      2.030 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[6]
    Info (332115):      4.944      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):      9.842      3.042  R                    clock network delay
    Info (332115):     10.036      0.194                       clock pessimism removed
    Info (332115):      9.626     -0.410                       clock uncertainty
    Info (332115):      9.797      0.171     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :     4.944
    Info (332115): Data Required Time :     9.797
    Info (332115): Slack              :     4.853 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.289
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.289 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.270      3.270  R                    clock network delay
    Info (332115):      3.270      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[21]
    Info (332115):      3.560      0.290 FF  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a21|portadataout[0]
    Info (332115):      4.397      0.837 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[21]
    Info (332115):      4.397      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.440      2.874  R                    clock network delay
    Info (332115):      9.897      0.457                       clock pessimism removed
    Info (332115):      9.847     -0.050                       clock uncertainty
    Info (332115):      9.686     -0.161     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.397
    Info (332115): Data Required Time :     9.686
    Info (332115): Slack              :     5.289 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.547
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.547 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.232      3.232  R                    clock network delay
    Info (332115):      3.232      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115):      3.350      0.118 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|q
    Info (332115):      3.392      0.042 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]~la_lab/laboutb[5]
    Info (332115):      4.461      1.069 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|dataf
    Info (332115):      4.487      0.026 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~0|combout
    Info (332115):      4.491      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~0~la_lab/laboutt[0]
    Info (332115):      5.530      1.039 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|dataf
    Info (332115):      5.556      0.026 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~2|combout
    Info (332115):      5.560      0.004 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~2~la_lab/laboutt[15]
    Info (332115):      5.646      0.086 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|dataa
    Info (332115):      5.771      0.125 FR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]~1|combout
    Info (332115):      5.771      0.000 RR  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|d
    Info (332115):      5.771      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.737      2.737  R                    clock network delay
    Info (332115):     11.232      0.495                       clock pessimism removed
    Info (332115):     11.202     -0.030                       clock uncertainty
    Info (332115):     11.318      0.116     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     5.771
    Info (332115): Data Required Time :    11.318
    Info (332115): Slack              :     5.547 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.678
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.678 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.755      2.755  R                    clock network delay
    Info (332115):      2.755      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]
    Info (332115):      2.872      0.117 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_2[4]|q
    Info (332115):      2.941      0.069 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]~la_lab/laboutt[16]
    Info (332115):      4.556      1.615 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~9|datab
    Info (332115):      4.671      0.115 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~9|combout
    Info (332115):      4.674      0.003 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3~9~la_lab/laboutb[16]
    Info (332115):      4.771      0.097 FF    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~10|datad
    Info (332115):      4.847      0.076 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3~10|combout
    Info (332115):      4.847      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|rd_3[4]|d
    Info (332115):      4.847      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.536      2.536  R                    clock network delay
    Info (332115):     10.665      0.129                       clock pessimism removed
    Info (332115):     10.365     -0.300                       clock uncertainty
    Info (332115):     10.525      0.160     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]
    Info (332115): Data Arrival Time  :     4.847
    Info (332115): Data Required Time :    10.525
    Info (332115): Slack              :     5.678 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.704
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.704 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.623      2.623  R                    clock network delay
    Info (332115):      2.623      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115):      2.743      0.120 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|q
    Info (332115):      2.832      0.089 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3~la_mlab/laboutb[12]
    Info (332115):      2.965      0.133 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datab
    Info (332115):      3.089      0.124 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.094      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0~la_mlab/laboutb[15]
    Info (332115):      3.190      0.096 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      3.356      0.166 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      3.361      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_mlab/laboutb[10]
    Info (332115):      3.449      0.088 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3|asdata
    Info (332115):      3.449      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):      9.907      2.403  R                    clock network delay
    Info (332115):     10.128      0.221                       clock pessimism removed
    Info (332115):     10.098     -0.030                       clock uncertainty
    Info (332115):     10.153      0.055     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~RTM_3
    Info (332115): Data Arrival Time  :     3.449
    Info (332115): Data Required Time :    10.153
    Info (332115): Slack              :     6.704 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.340
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.340 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.321      2.321  R                    clock network delay
    Info (332115):      2.321      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]
    Info (332115):      2.497      0.176 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[5]|q
    Info (332115):      2.545      0.048 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[5]~la_mlab/laboutt[14]
    Info (332115):      5.035      2.490 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      5.035      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.280      2.280  R                    clock network delay
    Info (332115):     12.411      0.131                       clock pessimism removed
    Info (332115):     12.381     -0.030                       clock uncertainty
    Info (332115):     12.375     -0.006     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.035
    Info (332115): Data Required Time :    12.375
    Info (332115): Slack              :     7.340 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.408
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.408 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.322      2.322  R                    clock network delay
    Info (332115):      2.322      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]
    Info (332115):      2.506      0.184 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[8]|q
    Info (332115):      2.578      0.072 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[8]~la_mlab/laboutb[19]
    Info (332115):      4.994      2.416 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[8]
    Info (332115):      4.994      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.283      2.283  R                    clock network delay
    Info (332115):     12.414      0.131                       clock pessimism removed
    Info (332115):     12.384     -0.030                       clock uncertainty
    Info (332115):     12.402      0.018     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.994
    Info (332115): Data Required Time :    12.402
    Info (332115): Slack              :     7.408 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.492
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.492 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.620      5.620  R                    clock network delay
    Info (332115):      5.620      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]
    Info (332115):      5.795      0.175 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[0]|q
    Info (332115):      5.876      0.081 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[0]~la_lab/laboutt[12]
    Info (332115):      5.990      0.114 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|datab
    Info (332115):      6.118      0.128 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]~0|combout
    Info (332115):      6.118      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|d
    Info (332115):      6.118      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.880      4.880  R                    clock network delay
    Info (332115):     13.620      0.740                       clock pessimism removed
    Info (332115):     13.450     -0.170                       clock uncertainty
    Info (332115):     13.610      0.160     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     6.118
    Info (332115): Data Required Time :    13.610
    Info (332115): Slack              :     7.492 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.831
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.831 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.313      2.313  R                    clock network delay
    Info (332115):      2.313      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]
    Info (332115):      2.491      0.178 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[4]|q
    Info (332115):      2.536      0.045 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[4]~la_lab/laboutb[6]
    Info (332115):      4.543      2.007 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[4]
    Info (332115):      4.543      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.276      2.276  R                    clock network delay
    Info (332115):     12.407      0.131                       clock pessimism removed
    Info (332115):     12.377     -0.030                       clock uncertainty
    Info (332115):     12.374     -0.003     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.543
    Info (332115): Data Required Time :    12.374
    Info (332115): Slack              :     7.831 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.137
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.137 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.298      2.298  R                    clock network delay
    Info (332115):      2.298      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE
    Info (332115):      2.475      0.177 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE|q
    Info (332115):      2.546      0.071 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[5]~DUPLICATE~la_lab/laboutb[7]
    Info (332115):      4.234      1.688 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[5]
    Info (332115):      4.234      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.276      2.276  R                    clock network delay
    Info (332115):     12.407      0.131                       clock pessimism removed
    Info (332115):     12.377     -0.030                       clock uncertainty
    Info (332115):     12.371     -0.006     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.234
    Info (332115): Data Required Time :    12.371
    Info (332115): Slack              :     8.137 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.736
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.736 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.417      1.417  R                    clock network delay
    Info (332115):      1.417      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      1.545      0.128 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      1.609      0.064 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~la_mlab/laboutt[16]
    Info (332115):      2.638      1.029 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|datab
    Info (332115):      2.749      0.111 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0|combout
    Info (332115):      2.754      0.005 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0~la_mlab/laboutt[5]
    Info (332115):      3.016      0.262 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|dataa
    Info (332115):      3.129      0.113 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4|combout
    Info (332115):      3.129      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      3.129      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     17.618      0.952  F                    clock network delay
    Info (332115):     17.757      0.139                       clock pessimism removed
    Info (332115):     17.727     -0.030                       clock uncertainty
    Info (332115):     17.865      0.138     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Data Arrival Time  :     3.129
    Info (332115): Data Required Time :    17.865
    Info (332115): Slack              :    14.736 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.554
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 30.554 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.962      5.962  R                    clock network delay
    Info (332115):      5.962      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]
    Info (332115):      6.147      0.185 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[6]|q
    Info (332115):      6.213      0.066 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[6]~la_lab/laboutb[11]
    Info (332115):      6.607      0.394 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|datab
    Info (332115):      6.722      0.115 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|WideAnd1~0|combout
    Info (332115):      6.726      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|WideAnd1~0~la_lab/laboutt[4]
    Info (332115):      7.085      0.359 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|dataa
    Info (332115):      7.201      0.116 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done~0|combout
    Info (332115):      7.201      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|d
    Info (332115):      7.201      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     37.116      5.116  R                    clock network delay
    Info (332115):     37.959      0.843                       clock pessimism removed
    Info (332115):     37.593     -0.366                       clock uncertainty
    Info (332115):     37.755      0.162     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     7.201
    Info (332115): Data Required Time :    37.755
    Info (332115): Slack              :    30.554 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.010 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.071      4.071  F                    clock network delay
    Info (332115):      4.071      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115):      4.184      0.113 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~RTM|q
    Info (332115):      4.184      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~0|datae
    Info (332115):      4.341      0.157 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~0|combout
    Info (332115):      4.341      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|frm_mltcast_int~RTM|d
    Info (332115):      4.341      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.800      4.800  F                    clock network delay
    Info (332115):      4.071     -0.729                       clock pessimism removed
    Info (332115):      4.071      0.000                       clock uncertainty
    Info (332115):      4.331      0.260      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int~RTM
    Info (332115): Data Arrival Time  :     4.341
    Info (332115): Data Required Time :     4.331
    Info (332115): Slack              :     0.010 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.011 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.140      3.140  R                    clock network delay
    Info (332115):      3.140      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115):      3.245      0.105 FF  uTco              i_system_bd|ad9144_jesd204|jesd204_tx|i_lmfc|lmfc_active|q
    Info (332115):      3.245      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_lmfc|lmfc_active~0|datae
    Info (332115):      3.397      0.152 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_lmfc|lmfc_active~0|combout
    Info (332115):      3.397      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_lmfc|lmfc_active|d
    Info (332115):      3.397      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.739      3.739  R                    clock network delay
    Info (332115):      3.140     -0.599                       clock pessimism removed
    Info (332115):      3.140      0.000                       clock uncertainty
    Info (332115):      3.386      0.246      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc|lmfc_active
    Info (332115): Data Arrival Time  :     3.397
    Info (332115): Data Required Time :     3.386
    Info (332115): Slack              :     0.011 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.011 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_req_valid
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_req_valid
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.207      2.207  R                    clock network delay
    Info (332115):      2.207      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_req_valid
    Info (332115):      2.317      0.110 FF  uTco              i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_dma_req_valid|q
    Info (332115):      2.317      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_dma_req_valid~0|datae
    Info (332115):      2.469      0.152 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_dma_req_valid~0|combout
    Info (332115):      2.469      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_dma_req_valid|d
    Info (332115):      2.469      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_req_valid
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.381      2.381  R                    clock network delay
    Info (332115):      2.207     -0.174                       clock pessimism removed
    Info (332115):      2.207      0.000                       clock uncertainty
    Info (332115):      2.458      0.251      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_req_valid
    Info (332115): Data Arrival Time  :     2.469
    Info (332115): Data Required Time :     2.458
    Info (332115): Slack              :     0.011 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.012
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.012 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.994      0.877  R                    clock network delay
    Info (332115):      0.994      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg
    Info (332115):      1.099      0.105 FF  uTco              i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg|q
    Info (332115):      1.099      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg~0|datae
    Info (332115):      1.252      0.153 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg~0|combout
    Info (332115):      1.252      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg|d
    Info (332115):      1.252      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.326      1.209  R                    clock network delay
    Info (332115):      0.994     -0.332                       clock pessimism removed
    Info (332115):      0.994      0.000                       clock uncertainty
    Info (332115):      1.240      0.246      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_width_adapter:sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter|use_reg
    Info (332115): Data Arrival Time  :     1.252
    Info (332115): Data Required Time :     1.240
    Info (332115): Slack              :     0.012 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_mltcast~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_mltcast~RTM
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.531      2.531  R                    clock network delay
    Info (332115):      2.531      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_mltcast~RTM
    Info (332115):      2.642      0.111 FF  uTco              i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_mltcast~RTM|q
    Info (332115):      2.642      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_mltcast~0|datae
    Info (332115):      2.799      0.157 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_mltcast~0|combout
    Info (332115):      2.799      0.000 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_mltcast~RTM|d
    Info (332115):      2.799      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_mltcast~RTM
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.752      2.752  R                    clock network delay
    Info (332115):      2.531     -0.221                       clock pessimism removed
    Info (332115):      2.531      0.000                       clock uncertainty
    Info (332115):      2.784      0.253      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_mltcast~RTM
    Info (332115): Data Arrival Time  :     2.799
    Info (332115): Data Required Time :     2.784
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.016
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115):      2.839      0.102 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]|q
    Info (332115):      2.839      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]~7|datae
    Info (332115):      2.992      0.153 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]~7|combout
    Info (332115):      2.992      0.000 FF  CELL  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[7]|d
    Info (332115):      2.992      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.233      3.233  R                    clock network delay
    Info (332115):      2.738     -0.495                       clock pessimism removed
    Info (332115):      2.738      0.000                       clock uncertainty
    Info (332115):      2.976      0.238      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[7]
    Info (332115): Data Arrival Time  :     2.992
    Info (332115): Data Required Time :     2.976
    Info (332115): Slack              :     0.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.075      1.075  R                    clock network delay
    Info (332115):      1.075      0.000                       system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]
    Info (332115):      1.180      0.105 FF  uTco              i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[5]|q
    Info (332115):      1.338      0.158 FF  CELL  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]|d
    Info (332115):      1.338      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.367      1.367  R                    clock network delay
    Info (332115):      1.077     -0.290                       clock pessimism removed
    Info (332115):      1.077      0.000                       clock uncertainty
    Info (332115):      1.321      0.244      uTh              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|count[6]
    Info (332115): Data Arrival Time  :     1.338
    Info (332115): Data Required Time :     1.321
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf|adc_dsf_data[9]
    Info (332115): To Node      : system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[9]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.029      3.029  R                    clock network delay
    Info (332115):      3.029      0.000                       system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf|adc_dsf_data[9]
    Info (332115):      3.125      0.096 FF  uTco              i_system_bd|util_ad9680_cpack|g_dsf[0].i_dsf|adc_dsf_data[9]|q
    Info (332115):      3.125      0.000 FF  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data~92|datae
    Info (332115):      3.278      0.153 FF  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data~92|combout
    Info (332115):      3.278      0.000 FF  CELL  High Speed  i_system_bd|util_ad9680_cpack|adc_data[9]|d
    Info (332115):      3.278      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.624      3.624  R                    clock network delay
    Info (332115):      3.030     -0.594                       clock pessimism removed
    Info (332115):      3.030      0.000                       clock uncertainty
    Info (332115):      3.261      0.231      uTh              system_bd:i_system_bd|util_cpack:util_ad9680_cpack|adc_data[9]
    Info (332115): Data Arrival Time  :     3.278
    Info (332115): Data Required Time :     3.261
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.786      2.786  R                    clock network delay
    Info (332115):      2.786      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      2.896      0.110 RR  uTco              i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      2.896      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datae
    Info (332115):      3.059      0.163 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.059      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.059      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.271      3.271  R                    clock network delay
    Info (332115):      2.786     -0.485                       clock pessimism removed
    Info (332115):      2.786      0.000                       clock uncertainty
    Info (332115):      3.039      0.253      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.059
    Info (332115): Data Required Time :     3.039
    Info (332115): Slack              :     0.020 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.026 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.403      2.403  R                    clock network delay
    Info (332115):      2.403      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115):      2.499      0.096 FF  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|q
    Info (332115):      2.499      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~1|datae
    Info (332115):      2.659      0.160 FR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~1|combout
    Info (332115):      2.659      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|d
    Info (332115):      2.659      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.623      2.623  R                    clock network delay
    Info (332115):      2.402     -0.221                       clock pessimism removed
    Info (332115):      2.402      0.000                       clock uncertainty
    Info (332115):      2.633      0.231      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     2.659
    Info (332115): Data Required Time :     2.633
    Info (332115): Slack              :     0.026 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.083
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.083 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.881      4.881  R                    clock network delay
    Info (332115):      4.881      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]
    Info (332115):      4.981      0.100 FF  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[0]|q
    Info (332115):      5.032      0.051 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[0]~la_mlab/laboutb[11]
    Info (332115):      5.143      0.111 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|asdata
    Info (332115):      5.143      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.621      5.621  R                    clock network delay
    Info (332115):      4.881     -0.740                       clock pessimism removed
    Info (332115):      4.881      0.000                       clock uncertainty
    Info (332115):      5.060      0.179      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): Data Arrival Time  :     5.143
    Info (332115): Data Required Time :     5.060
    Info (332115): Slack              :     0.083 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.167 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[412]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.975      0.858  R                    clock network delay
    Info (332115):      0.975      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[412]
    Info (332115):      1.076      0.101 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[412]|q
    Info (332115):      1.138      0.062 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[412]~la_mlab/laboutt[4]
    Info (332115):      1.869      0.731 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[6]
    Info (332115):      1.869      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.257      1.140  R                    clock network delay
    Info (332115):      1.251     -0.006                       clock pessimism removed
    Info (332115):      1.520      0.269                       clock uncertainty
    Info (332115):      1.702      0.182      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.869
    Info (332115): Data Required Time :     1.702
    Info (332115): Slack              :     0.167 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.167 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.960      0.843  R                    clock network delay
    Info (332115):      0.960      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]
    Info (332115):      1.055      0.095 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[55]|q
    Info (332115):      1.098      0.043 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[55]~la_lab/laboutt[18]
    Info (332115):      1.866      0.768 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[8]
    Info (332115):      1.866      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.249      1.132  R                    clock network delay
    Info (332115):      1.243     -0.006                       clock pessimism removed
    Info (332115):      1.512      0.269                       clock uncertainty
    Info (332115):      1.699      0.187      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.866
    Info (332115): Data Required Time :     1.699
    Info (332115): Slack              :     0.167 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.328 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.116      5.116  R                    clock network delay
    Info (332115):      5.116      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115):      5.219      0.103 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|q
    Info (332115):      5.283      0.064 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]~la_lab/laboutb[7]
    Info (332115):      5.565      0.282 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|dataf
    Info (332115):      5.686      0.121 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|Add1~21|sumout
    Info (332115):      5.686      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[4]|d
    Info (332115):      5.686      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.962      5.962  R                    clock network delay
    Info (332115):      5.119     -0.843                       clock pessimism removed
    Info (332115):      5.119      0.000                       clock uncertainty
    Info (332115):      5.358      0.239      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[4]
    Info (332115): Data Arrival Time  :     5.686
    Info (332115): Data Required Time :     5.358
    Info (332115): Slack              :     0.328 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.350 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.970      0.853  R                    clock network delay
    Info (332115):      0.970      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]
    Info (332115):      1.067      0.097 RR  uTco              i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[624]|q
    Info (332115):      1.112      0.045 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[624]~la_lab/laboutt[1]
    Info (332115):      1.196      0.084 RR    IC  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|datad
    Info (332115):      1.251      0.055 RR  CELL  High Speed  i_system_bd|mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4|combout
    Info (332115):      1.252      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_merlin_slave_agent:sys_ddr3_cntrl_ctrl_amm_0_agent|m0_burstcount[10]~4~la_lab/laboutb[6]
    Info (332115):      1.801      0.549 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[38]
    Info (332115):      1.801      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.248      1.131  R                    clock network delay
    Info (332115):      1.047     -0.201                       clock pessimism removed
    Info (332115):      1.223      0.176                       clock uncertainty
    Info (332115):      1.451      0.228      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     1.801
    Info (332115): Data Required Time :     1.451
    Info (332115): Slack              :     0.350 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.369
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.369 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.151      2.151  R                    clock network delay
    Info (332115):      2.151      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      2.252      0.101 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      2.301      0.049 FF  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_mlab/laboutt[8]
    Info (332115):      2.975      0.674 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      2.975      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.519      2.519  R                    clock network delay
    Info (332115):      2.388     -0.131                       clock pessimism removed
    Info (332115):      2.418      0.030                       clock uncertainty
    Info (332115):      2.606      0.188      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     2.975
    Info (332115): Data Required Time :     2.606
    Info (332115): Slack              :     0.369 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.420
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.420 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.143      2.143  R                    clock network delay
    Info (332115):      2.143      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]
    Info (332115):      2.239      0.096 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[3]|q
    Info (332115):      2.300      0.061 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[3]~la_lab/laboutt[12]
    Info (332115):      3.013      0.713 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      3.013      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.511      2.511  R                    clock network delay
    Info (332115):      2.380     -0.131                       clock pessimism removed
    Info (332115):      2.410      0.030                       clock uncertainty
    Info (332115):      2.593      0.183      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.013
    Info (332115): Data Required Time :     2.593
    Info (332115): Slack              :     0.420 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.608
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.608 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.127      2.127  R                    clock network delay
    Info (332115):      2.127      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM
    Info (332115):      2.223      0.096 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_read_int~RTM|q
    Info (332115):      2.266      0.043 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_read_int~RTM~la_mlab/laboutt[10]
    Info (332115):      3.222      0.956 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      3.222      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.511      2.511  R                    clock network delay
    Info (332115):      2.380     -0.131                       clock pessimism removed
    Info (332115):      2.410      0.030                       clock uncertainty
    Info (332115):      2.614      0.204      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.222
    Info (332115): Data Required Time :     2.614
    Info (332115): Slack              :     0.608 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.611
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.611 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.125      3.125  R                    clock network delay
    Info (332115):      3.125      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]
    Info (332115):      3.221      0.096 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[16]|q
    Info (332115):      3.267      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[16]~la_lab/laboutt[17]
    Info (332115):      4.119      0.852 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[16]
    Info (332115):      4.119      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.898      3.898  R                    clock network delay
    Info (332115):      3.341     -0.557                       clock pessimism removed
    Info (332115):      3.402      0.061                       clock uncertainty
    Info (332115):      3.508      0.106      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.119
    Info (332115): Data Required Time :     3.508
    Info (332115): Slack              :     0.611 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.673
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.673 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.133      3.133  R                    clock network delay
    Info (332115):      3.133      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]
    Info (332115):      3.229      0.096 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[32]|q
    Info (332115):      3.293      0.064 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[32]~la_lab/laboutb[11]
    Info (332115):      4.172      0.879 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      4.172      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.889      3.889  R                    clock network delay
    Info (332115):      3.332     -0.557                       clock pessimism removed
    Info (332115):      3.393      0.061                       clock uncertainty
    Info (332115):      3.499      0.106      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.172
    Info (332115): Data Required Time :     3.499
    Info (332115): Slack              :     0.673 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.678
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.678 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.123      3.123  R                    clock network delay
    Info (332115):      3.123      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115):      3.220      0.097 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[26]|q
    Info (332115):      3.263      0.043 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]~la_mlab/laboutt[10]
    Info (332115):      4.191      0.928 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[26]
    Info (332115):      4.191      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.908      3.908  R                    clock network delay
    Info (332115):      3.351     -0.557                       clock pessimism removed
    Info (332115):      3.412      0.061                       clock uncertainty
    Info (332115):      3.513      0.101      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.191
    Info (332115): Data Required Time :     3.513
    Info (332115): Slack              :     0.678 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.695
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.695 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.151      2.151  R                    clock network delay
    Info (332115):      2.151      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[3]
    Info (332115):      2.252      0.101 RR  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[3]|q
    Info (332115):      2.314      0.062 RR  CELL  High Speed  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[3]~la_mlab/laboutt[16]
    Info (332115):      3.292      0.978 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      3.292      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.515      2.515  R                    clock network delay
    Info (332115):      2.384     -0.131                       clock pessimism removed
    Info (332115):      2.414      0.030                       clock uncertainty
    Info (332115):      2.597      0.183      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.292
    Info (332115): Data Required Time :     2.597
    Info (332115): Slack              :     0.695 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.697
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.697 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.122      3.122  R                    clock network delay
    Info (332115):      3.122      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115):      3.219      0.097 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[39]|q
    Info (332115):      3.264      0.045 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]~la_mlab/laboutt[1]
    Info (332115):      4.223      0.959 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[39]
    Info (332115):      4.223      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.915      3.915  R                    clock network delay
    Info (332115):      3.358     -0.557                       clock pessimism removed
    Info (332115):      3.419      0.061                       clock uncertainty
    Info (332115):      3.526      0.107      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.223
    Info (332115): Data Required Time :     3.526
    Info (332115): Slack              :     0.697 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.828
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.828 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|lvds_clk[0]
    Info (332115): Exception    : system_bd_altera_lvds_core20_181_y5hozjy.sdc:165: set_multicycle_path -hold -from [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.tx_reg[*]}] -to [get_keepers {i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[*].tx.serdes_dpa_inst~tx_internal_reg}] 9
    Info (332115): Multicycle - Setup End   : 9
    Info (332115): Multicycle - Hold End    : 9
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       launch edge time
    Info (332115):     10.535      2.535  R                    clock network delay
    Info (332115):     10.535      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]
    Info (332115):     10.636      0.101 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.tx_reg[1]|q
    Info (332115):     10.700      0.064 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.tx_reg[1]~la_mlab/laboutt[3]
    Info (332115):     11.906      1.206 RR    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_tx_0|core|arch_inst|channels[0].tx.serdes_dpa_inst|txdata[1]
    Info (332115):     11.906      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.800      6.800                       latch edge time
    Info (332115):     10.416      3.616  R                    clock network delay
    Info (332115):     10.222     -0.194                       clock pessimism removed
    Info (332115):     10.826      0.604                       clock uncertainty
    Info (332115):     11.078      0.252      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_mkcsf5q:i_lvdsio_tx_0|system_bd_altera_lvds_core20_181_y5hozjy:core|altera_lvds_core20:arch_inst|channels[0].tx.serdes_dpa_inst~tx_internal_reg
    Info (332115): Data Arrival Time  :    11.906
    Info (332115): Data Required Time :    11.078
    Info (332115): Slack              :     0.828 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.085
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.085 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.622      3.622  R                    clock network delay
    Info (332115):      3.622      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.739      0.117 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.783      0.044 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      5.334      1.551 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_data[1]|clrn
    Info (332115):      5.334      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.029      3.029  R                    clock network delay
    Info (332115):      7.529      0.500                       clock pessimism removed
    Info (332115):      7.499     -0.030                       clock uncertainty
    Info (332115):      7.419     -0.080     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]
    Info (332115): Data Arrival Time  :     5.334
    Info (332115): Data Required Time :     7.419
    Info (332115): Slack              :     2.085 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.850
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.850 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.742      3.742  R                    clock network delay
    Info (332115):      3.742      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.862      0.120 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.906      0.044 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      4.755      0.849 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clrn
    Info (332115):      4.755      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.121      3.121  R                    clock network delay
    Info (332115):      7.693      0.572                       clock pessimism removed
    Info (332115):      7.663     -0.030                       clock uncertainty
    Info (332115):      7.605     -0.058     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124]
    Info (332115): Data Arrival Time  :     4.755
    Info (332115): Data Required Time :     7.605
    Info (332115): Slack              :     2.850 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.449
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.449 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.322      3.322  R                    clock network delay
    Info (332115):      3.322      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.439      0.117 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.523      0.084 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      5.322      1.799 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.322      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.440      2.874  R                    clock network delay
    Info (332115):      9.836      0.396                       clock pessimism removed
    Info (332115):      9.786     -0.050                       clock uncertainty
    Info (332115):      9.771     -0.015     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.322
    Info (332115): Data Required Time :     9.771
    Info (332115): Slack              :     4.449 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.841
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.841 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.752      2.752  R                    clock network delay
    Info (332115):      2.752      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out
    Info (332115):      2.869      0.117 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_1|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      2.926      0.057 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[10]
    Info (332115):      4.519      1.593 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TXSTAT|frm_err|clrn
    Info (332115):      4.519      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.523      2.523  R                    clock network delay
    Info (332115):     10.716      0.193                       clock pessimism removed
    Info (332115):     10.416     -0.300                       clock uncertainty
    Info (332115):     10.360     -0.056     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err
    Info (332115): Data Arrival Time  :     4.519
    Info (332115): Data Required Time :    10.360
    Info (332115): Slack              :     5.841 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.927
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.927 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.621      5.621  R                    clock network delay
    Info (332115):      5.621      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      5.740      0.119 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      5.740      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      5.947      0.207 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      5.952      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      6.891      0.939 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      6.916      0.025 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      6.920      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):      7.454      0.534 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):      7.454      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.880      4.880  R                    clock network delay
    Info (332115):     13.608      0.728                       clock pessimism removed
    Info (332115):     13.438     -0.170                       clock uncertainty
    Info (332115):     13.381     -0.057     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     7.454
    Info (332115): Data Required Time :    13.381
    Info (332115): Slack              :     5.927 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.149
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.149 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.777      4.777  F                    clock network delay
    Info (332115):      4.777      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out
    Info (332115):      4.905      0.128 RR  uTco              i_system_bd|sys_ethernet|i_tse_mac|reset_sync_0|altera_tse_reset_synchronizer_chain_out|q
    Info (332115):      4.996      0.091 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~la_lab/laboutt[7]
    Info (332115):      6.359      1.363 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxd_o[5]|clrn
    Info (332115):      6.359      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     12.079      4.079  F                    clock network delay
    Info (332115):     12.783      0.704                       clock pessimism removed
    Info (332115):     12.557     -0.226                       clock uncertainty
    Info (332115):     12.508     -0.049     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]
    Info (332115): Data Arrival Time  :     6.359
    Info (332115): Data Required Time :    12.508
    Info (332115): Slack              :     6.149 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.165
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.165 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[7]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     24.000     24.000                       launch edge time
    Info (332115):     29.621      5.621  R                    clock network delay
    Info (332115):     29.621      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):     29.740      0.119 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):     29.740      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):     29.947      0.207 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):     29.952      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):     30.891      0.939 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):     30.916      0.025 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):     30.920      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):     31.454      0.534 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_cycle_counter[7]|clrn
    Info (332115):     31.454      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     32.000     32.000                       latch edge time
    Info (332115):     37.116      5.116  R                    clock network delay
    Info (332115):     37.844      0.728                       clock pessimism removed
    Info (332115):     37.674     -0.170                       clock uncertainty
    Info (332115):     37.619     -0.055     uTsu              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_cycle_counter[7]
    Info (332115): Data Arrival Time  :    31.454
    Info (332115): Data Required Time :    37.619
    Info (332115): Slack              :     6.165 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.693
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.693 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[10]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.350      2.350  R                    clock network delay
    Info (332115):      2.350      0.000                       system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      2.466      0.116 FF  uTco              i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      2.530      0.064 FF  CELL  High Speed  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~la_lab/laboutb[12]
    Info (332115):      4.980      2.450 FF    IC  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      5.004      0.024 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      5.009      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_mlab/laboutt[15]
    Info (332115):      5.431      0.422 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[10]|clrn
    Info (332115):      5.431      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[10]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.135      2.135  R                    clock network delay
    Info (332115):     12.216      0.081                       clock pessimism removed
    Info (332115):     12.186     -0.030                       clock uncertainty
    Info (332115):     12.124     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset|count[10]
    Info (332115): Data Arrival Time  :     5.431
    Info (332115): Data Required Time :    12.124
    Info (332115): Slack              :     6.693 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.723
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.723 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.198      3.198  R                    clock network delay
    Info (332115):      3.198      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.314      0.116 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.394      0.080 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      4.381      0.987 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[4]|clrn
    Info (332115):      4.381      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.737      2.737  R                    clock network delay
    Info (332115):     11.204      0.467                       clock pessimism removed
    Info (332115):     11.174     -0.030                       clock uncertainty
    Info (332115):     11.104     -0.070     uTsu              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[4]
    Info (332115): Data Arrival Time  :     4.381
    Info (332115): Data Required Time :    11.104
    Info (332115): Slack              :     6.723 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.069
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.623      2.623  R                    clock network delay
    Info (332115):      2.623      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.740      0.117 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.798      0.058 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      2.946      0.148 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]|clrn
    Info (332115):      2.946      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):      9.907      2.403  R                    clock network delay
    Info (332115):     10.116      0.209                       clock pessimism removed
    Info (332115):     10.086     -0.030                       clock uncertainty
    Info (332115):     10.015     -0.071     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[3]
    Info (332115): Data Arrival Time  :     2.946
    Info (332115): Data Required Time :    10.015
    Info (332115): Slack              :     7.069 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.779
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.779 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.369      1.369  R                    clock network delay
    Info (332115):      1.369      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.500      0.131 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.566      0.066 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      2.343      0.777 FF    IC  High Speed  i_system_bd|sys_uart|system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo|clrn
    Info (332115):      2.343      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     16.666     16.666                       latch edge time
    Info (332115):     17.970      1.304  F                    clock network delay
    Info (332115):     18.201      0.231                       clock pessimism removed
    Info (332115):     18.171     -0.030                       clock uncertainty
    Info (332115):     18.122     -0.049     uTsu              system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic|adapted_tdo
    Info (332115): Data Arrival Time  :     2.343
    Info (332115): Data Required Time :    18.122
    Info (332115): Slack              :    15.779 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.155
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.155 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.232      3.232  R                    clock network delay
    Info (332115):      3.232      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.410      0.178 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.451      0.041 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      4.227      0.776 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.227      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.452      1.452  R                    clock network delay
    Info (332115):     21.382     -0.070                       clock uncertainty
    Info (332115):     21.382      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.227
    Info (332115): Data Required Time :    21.382
    Info (332115): Slack              :    17.155 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.162
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.162 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.233      3.233  R                    clock network delay
    Info (332115):      3.233      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.417      0.184 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.483      0.066 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      4.579      1.096 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.579      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.811      1.811  R                    clock network delay
    Info (332115):     21.741     -0.070                       clock uncertainty
    Info (332115):     21.741      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.579
    Info (332115): Data Required Time :    21.741
    Info (332115): Slack              :    17.162 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.407
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.407 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.232      3.232  R                    clock network delay
    Info (332115):      3.232      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.410      0.178 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.474      0.064 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      3.976      0.502 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.976      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.453      1.453  R                    clock network delay
    Info (332115):     21.383     -0.070                       clock uncertainty
    Info (332115):     21.383      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.976
    Info (332115): Data Required Time :    21.383
    Info (332115): Slack              :    17.407 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.513
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.513 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.232      3.232  R                    clock network delay
    Info (332115):      3.232      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.410      0.178 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.474      0.064 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      3.870      0.396 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.870      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.453      1.453  R                    clock network delay
    Info (332115):     21.383     -0.070                       clock uncertainty
    Info (332115):     21.383      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.870
    Info (332115): Data Required Time :    21.383
    Info (332115): Slack              :    17.513 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.561
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.561 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.232      3.232  R                    clock network delay
    Info (332115):      3.232      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.410      0.178 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.451      0.041 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      3.823      0.372 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.823      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.454      1.454  R                    clock network delay
    Info (332115):     21.384     -0.070                       clock uncertainty
    Info (332115):     21.384      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.823
    Info (332115): Data Required Time :    21.384
    Info (332115): Slack              :    17.561 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.658
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.658 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.233      3.233  R                    clock network delay
    Info (332115):      3.233      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.417      0.184 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.481      0.064 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      4.083      0.602 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.083      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.811      1.811  R                    clock network delay
    Info (332115):     21.741     -0.070                       clock uncertainty
    Info (332115):     21.741      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.083
    Info (332115): Data Required Time :    21.741
    Info (332115): Slack              :    17.658 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.846
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.846 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.233      3.233  R                    clock network delay
    Info (332115):      3.233      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.411      0.178 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.452      0.041 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      3.895      0.443 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.895      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.811      1.811  R                    clock network delay
    Info (332115):     21.741     -0.070                       clock uncertainty
    Info (332115):     21.741      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.895
    Info (332115): Data Required Time :    21.741
    Info (332115): Slack              :    17.846 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.875
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.875 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.233      3.233  R                    clock network delay
    Info (332115):      3.233      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.410      0.177 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.474      0.064 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      3.827      0.353 FR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.827      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.772      1.772  R                    clock network delay
    Info (332115):     21.702     -0.070                       clock uncertainty
    Info (332115):     21.702      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.827
    Info (332115): Data Required Time :    21.702
    Info (332115): Slack              :    17.875 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.386
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.386 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.623      2.623  R                    clock network delay
    Info (332115):      2.623      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      2.794      0.171 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      2.794      0.000 RR  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datae
    Info (332115):      3.010      0.216 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.014      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      4.851      1.837 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      4.851      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.499      0.870  R                    clock network delay
    Info (332115):     23.299     -0.200                       clock uncertainty
    Info (332115):     23.237     -0.062     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     4.851
    Info (332115): Data Required Time :    23.237
    Info (332115): Slack              :    18.386 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.599
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.599 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.310      2.310  R                    clock network delay
    Info (332115):      2.310      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.483      0.173 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.541      0.058 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      2.915      0.374 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      2.994      0.079 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.998      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      4.556      1.558 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.556      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.247      3.247  R                    clock network delay
    Info (332115):     53.216     -0.031                       clock uncertainty
    Info (332115):     53.155     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.556
    Info (332115): Data Required Time :    53.155
    Info (332115): Slack              :    48.599 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.811
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.811 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.310      2.310  R                    clock network delay
    Info (332115):      2.310      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.483      0.173 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.541      0.058 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      2.903      0.362 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      2.980      0.077 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.984      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      4.326      1.342 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.326      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.229      3.229  R                    clock network delay
    Info (332115):     53.198     -0.031                       clock uncertainty
    Info (332115):     53.137     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.326
    Info (332115): Data Required Time :    53.137
    Info (332115): Slack              :    48.811 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.811
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.811 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.310      2.310  R                    clock network delay
    Info (332115):      2.310      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.483      0.173 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.541      0.058 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      2.806      0.265 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      2.830      0.024 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.834      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      4.350      1.516 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.350      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.253      3.253  R                    clock network delay
    Info (332115):     53.222     -0.031                       clock uncertainty
    Info (332115):     53.161     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.350
    Info (332115): Data Required Time :    53.161
    Info (332115): Slack              :    48.811 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.921
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.921 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.310      2.310  R                    clock network delay
    Info (332115):      2.310      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.483      0.173 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.541      0.058 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_lab/laboutb[18]
    Info (332115):      3.016      0.475 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.097      0.081 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.101      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      4.224      1.123 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.224      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     53.237      3.237  R                    clock network delay
    Info (332115):     53.206     -0.031                       clock uncertainty
    Info (332115):     53.145     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.224
    Info (332115): Data Required Time :    53.145
    Info (332115): Slack              :    48.921 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.128
    Info (332115): -to_clock [get_clocks {eth_ref_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Launch Clock : eth_ref_clk
    Info (332115): Latch Clock  : eth_ref_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.537      2.537  R                    clock network delay
    Info (332115):      2.537      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
    Info (332115):      2.633      0.096 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q
    Info (332115):      2.676      0.043 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]
    Info (332115):      2.752      0.076 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clrn
    Info (332115):      2.752      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.759      2.759  R                    clock network delay
    Info (332115):      2.549     -0.210                       clock pessimism removed
    Info (332115):      2.549      0.000                       clock uncertainty
    Info (332115):      2.624      0.075      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]
    Info (332115): Data Arrival Time  :     2.752
    Info (332115): Data Required Time :     2.624
    Info (332115): Slack              :     0.128 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.141
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.141 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.183      2.183  R                    clock network delay
    Info (332115):      2.183      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      2.279      0.096 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      2.324      0.045 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18]
    Info (332115):      2.394      0.070 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      2.394      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.357      2.357  R                    clock network delay
    Info (332115):      2.195     -0.162                       clock pessimism removed
    Info (332115):      2.195      0.000                       clock uncertainty
    Info (332115):      2.253      0.058      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     2.394
    Info (332115): Data Required Time :     2.253
    Info (332115): Slack              :     0.141 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.144
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.144 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.074      4.074  F                    clock network delay
    Info (332115):      4.074      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr
    Info (332115):      4.178      0.104 RR  uTco              i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|reset_ff_wr|q
    Info (332115):      4.224      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|reset_ff_wr~la_lab/laboutb[9]
    Info (332115):      4.316      0.092 RR    IC  High Speed  i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_RXC|wren_cnt[1]|clrn
    Info (332115):      4.316      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.810      4.810  F                    clock network delay
    Info (332115):      4.092     -0.718                       clock pessimism removed
    Info (332115):      4.092      0.000                       clock uncertainty
    Info (332115):      4.172      0.080      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt[1]
    Info (332115): Data Arrival Time  :     4.316
    Info (332115): Data Required Time :     4.172
    Info (332115): Slack              :     0.144 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.152
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.152 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.028      3.028  R                    clock network delay
    Info (332115):      3.028      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.124      0.096 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.157      0.033 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      3.233      0.076 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clrn
    Info (332115):      3.233      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.622      3.622  R                    clock network delay
    Info (332115):      3.028     -0.594                       clock pessimism removed
    Info (332115):      3.028      0.000                       clock uncertainty
    Info (332115):      3.081      0.053      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]
    Info (332115): Data Arrival Time  :     3.233
    Info (332115): Data Required Time :     3.081
    Info (332115): Slack              :     0.152 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.159
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.159 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.403      2.403  R                    clock network delay
    Info (332115):      2.403      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.500      0.097 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.543      0.043 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[2]
    Info (332115):      2.624      0.081 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      2.624      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.623      2.623  R                    clock network delay
    Info (332115):      2.402     -0.221                       clock pessimism removed
    Info (332115):      2.402      0.000                       clock uncertainty
    Info (332115):      2.465      0.063      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     2.624
    Info (332115): Data Required Time :     2.465
    Info (332115): Slack              :     0.159 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.183
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.183 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.705      2.705  R                    clock network delay
    Info (332115):      2.705      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      2.801      0.096 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      2.863      0.062 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutt[16]
    Info (332115):      2.945      0.082 RR    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[0].sync_r[1]|clrn
    Info (332115):      2.945      0.000 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.198      3.198  R                    clock network delay
    Info (332115):      2.705     -0.493                       clock pessimism removed
    Info (332115):      2.705      0.000                       clock uncertainty
    Info (332115):      2.762      0.057      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[0].sync_r[1]
    Info (332115): Data Arrival Time  :     2.945
    Info (332115): Data Required Time :     2.762
    Info (332115): Slack              :     0.183 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.274
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.142      3.142  R                    clock network delay
    Info (332115):      3.142      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.241      0.099 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.274      0.033 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]
    Info (332115):      3.481      0.207 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clrn
    Info (332115):      3.481      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.145     -0.589                       clock pessimism removed
    Info (332115):      3.145      0.000                       clock uncertainty
    Info (332115):      3.207      0.062      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Arrival Time  :     3.481
    Info (332115): Data Required Time :     3.207
    Info (332115): Slack              :     0.274 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.409
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.409 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.081      1.081  R                    clock network delay
    Info (332115):      1.081      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.189      0.108 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.239      0.050 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~la_mlab/laboutt[3]
    Info (332115):      1.660      0.421 FF    IC  High Speed  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_9[3]|clrn
    Info (332115):      1.660      0.000 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.325      1.325  R                    clock network delay
    Info (332115):      1.186     -0.139                       clock pessimism removed
    Info (332115):      1.186      0.000                       clock uncertainty
    Info (332115):      1.251      0.065      uTh              sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|splitter_nodes_receive_9[3]
    Info (332115): Data Arrival Time  :     1.660
    Info (332115): Data Required Time :     1.251
    Info (332115): Slack              :     0.409 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.468
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.468 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_dprio_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.881      4.881  R                    clock network delay
    Info (332115):      4.881      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      4.979      0.098 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      4.979      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      5.145      0.166 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      5.147      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      5.929      0.782 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_done|clrn
    Info (332115):      5.929      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.962      5.962  R                    clock network delay
    Info (332115):      5.234     -0.728                       clock pessimism removed
    Info (332115):      5.404      0.170                       clock uncertainty
    Info (332115):      5.461      0.057      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_done
    Info (332115): Data Arrival Time  :     5.929
    Info (332115): Data Required Time :     5.461
    Info (332115): Slack              :     0.468 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.363
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.363 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.833      2.833  R                    clock network delay
    Info (332115):      2.833      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      2.929      0.096 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      2.993      0.064 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[15]
    Info (332115):      4.413      1.420 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      4.413      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.420      3.420  R                    clock network delay
    Info (332115):      3.024     -0.396                       clock pessimism removed
    Info (332115):      3.024      0.000                       clock uncertainty
    Info (332115):      3.050      0.026      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|system_bd_altera_emif_arch_nf_181_trc56rq_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.413
    Info (332115): Data Required Time :     3.050
    Info (332115): Slack              :     1.363 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.435
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.435 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Launch Clock : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Latch Clock  : i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|outclock[2]
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.881      4.881  R                    clock network delay
    Info (332115):      4.881      0.000                       system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|reset_synchronizer_active_high:pll_areset_sync_coreclk|sync_reg[1]
    Info (332115):      4.979      0.098 RR  uTco              i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|pll_areset_sync_coreclk|sync_reg[1]|q
    Info (332115):      4.979      0.000 RR  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|datad
    Info (332115):      5.145      0.166 RF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut|combout
    Info (332115):      5.147      0.002 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.pll_areset_coreclock_wirelut~la_mlab/laboutb[8]
    Info (332115):      5.934      0.787 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|dataf
    Info (332115):      5.954      0.020 FF  CELL  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_gen_reset|combout
    Info (332115):      5.955      0.001 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_gen_reset~la_lab/laboutt[16]
    Info (332115):      6.390      0.435 FF    IC  High Speed  i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|dprio_clk_gen.dprio_div_counter[1]|clrn
    Info (332115):      6.390      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.620      5.620  R                    clock network delay
    Info (332115):      4.892     -0.728                       clock pessimism removed
    Info (332115):      4.892      0.000                       clock uncertainty
    Info (332115):      4.955      0.063      uTh              system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|dprio_clk_gen.dprio_div_counter[1]
    Info (332115): Data Arrival Time  :     6.390
    Info (332115): Data Required Time :     4.955
    Info (332115): Slack              :     1.435 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.582
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr3_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.582 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr3_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr3_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_trc56rq.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.965      0.848  R                    clock network delay
    Info (332115):      0.965      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.197      0.232 RR  uTco              i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      2.368      1.171 RR    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datab
    Info (332115):      2.468      0.100 RF  CELL  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      2.469      0.001 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutt[16]
    Info (332115):      3.901      1.432 FF    IC  High Speed  i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      3.901      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.319      1.202  R                    clock network delay
    Info (332115):      1.118     -0.201                       clock pessimism removed
    Info (332115):      1.258      0.140                       clock uncertainty
    Info (332115):      1.319      0.061      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     3.901
    Info (332115): Data Required Time :     1.319
    Info (332115): Slack              :     2.582 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.535
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      2.896      0.062 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[8]
    Info (332115):      3.120      0.224 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.120      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.485      2.515  R                    clock network delay
    Info (332115):     -7.415      0.070                       clock uncertainty
    Info (332115):     -7.415      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.120
    Info (332115): Data Required Time :    -7.415
    Info (332115): Slack              :    10.535 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.540
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.540 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      2.878      0.044 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutb[6]
    Info (332115):      3.168      0.290 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.168      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.442      2.558  R                    clock network delay
    Info (332115):     -7.372      0.070                       clock uncertainty
    Info (332115):     -7.372      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.168
    Info (332115): Data Required Time :    -7.372
    Info (332115): Slack              :    10.540 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.664
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.664 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      2.839      0.102 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      2.901      0.062 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutb[8]
    Info (332115):      3.292      0.391 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.292      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.442      2.558  R                    clock network delay
    Info (332115):     -7.372      0.070                       clock uncertainty
    Info (332115):     -7.372      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.292
    Info (332115): Data Required Time :    -7.372
    Info (332115): Slack              :    10.664 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.955
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.955 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      2.839      0.102 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      2.903      0.064 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutb[11]
    Info (332115):      3.583      0.680 RF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.583      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.442      2.558  R                    clock network delay
    Info (332115):     -7.372      0.070                       clock uncertainty
    Info (332115):     -7.372      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.583
    Info (332115): Data Required Time :    -7.372
    Info (332115): Slack              :    10.955 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.012
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.012 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      2.878      0.044 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[10]
    Info (332115):      3.117      0.239 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.117      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.965      2.035  R                    clock network delay
    Info (332115):     -7.895      0.070                       clock uncertainty
    Info (332115):     -7.895      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.117
    Info (332115): Data Required Time :    -7.895
    Info (332115): Slack              :    11.012 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.051
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.051 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      2.896      0.062 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutt[4]
    Info (332115):      3.154      0.258 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.154      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.967      2.033  R                    clock network delay
    Info (332115):     -7.897      0.070                       clock uncertainty
    Info (332115):     -7.897      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.154
    Info (332115): Data Required Time :    -7.897
    Info (332115): Slack              :    11.051 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.123
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.123 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      2.896      0.062 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[8]
    Info (332115):      3.225      0.329 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.225      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.968      2.032  R                    clock network delay
    Info (332115):     -7.898      0.070                       clock uncertainty
    Info (332115):     -7.898      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.225
    Info (332115): Data Required Time :    -7.898
    Info (332115): Slack              :    11.123 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.293
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.293 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      2.834      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      2.878      0.044 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_ss6a2vq:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_lab/laboutt[6]
    Info (332115):      3.394      0.516 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.394      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.969      2.031  R                    clock network delay
    Info (332115):     -7.899      0.070                       clock uncertainty
    Info (332115):     -7.899      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.394
    Info (332115): Data Required Time :    -7.899
    Info (332115): Slack              :    11.293 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.325
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.325 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.165      2.165  R                    clock network delay
    Info (332115):      2.165      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.261      0.096 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.261      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.420      0.159 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.421      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[13]
    Info (332115):      3.304      0.883 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.304      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.102      3.898  R                    clock network delay
    Info (332115):    -46.041      0.061                       clock uncertainty
    Info (332115):    -46.021      0.020      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.304
    Info (332115): Data Required Time :   -46.021
    Info (332115): Slack              :    49.325 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.488
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.488 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.130      2.130  R                    clock network delay
    Info (332115):      2.130      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.226      0.096 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.226      0.000 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.394      0.168 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.395      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[19]
    Info (332115):      3.458      1.063 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.458      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.111      3.889  R                    clock network delay
    Info (332115):    -46.050      0.061                       clock uncertainty
    Info (332115):    -46.030      0.020      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.458
    Info (332115): Data Required Time :   -46.030
    Info (332115): Slack              :    49.488 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.604
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.604 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.152      2.152  R                    clock network delay
    Info (332115):      2.152      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      2.249      0.097 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      2.282      0.033 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[18]
    Info (332115):      2.364      0.082 FF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      2.386      0.022 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.387      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[4]
    Info (332115):      3.593      1.206 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.593      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.092      3.908  R                    clock network delay
    Info (332115):    -46.031      0.061                       clock uncertainty
    Info (332115):    -46.011      0.020      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.593
    Info (332115): Data Required Time :   -46.011
    Info (332115): Slack              :    49.604 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.628
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.628 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.140      2.140  R                    clock network delay
    Info (332115):      2.140      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.236      0.096 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.236      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.395      0.159 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.396      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|alt_xcvr_native_rcfg_opt_logic_hechn7q:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[9]
    Info (332115):      3.624      1.228 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.624      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.085      3.915  R                    clock network delay
    Info (332115):    -46.024      0.061                       clock uncertainty
    Info (332115):    -46.004      0.020      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.624
    Info (332115): Data Required Time :   -46.004
    Info (332115): Slack              :    49.628 
    Info (332115): ===================================================================
Info: No Non-DPA RX instances detected to report RSKM
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (332115): Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.167
    Info (332115): -setup
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
Info (332115): Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.032
    Info (332115): -hold
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.054
    Info (332115): -recovery
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.269
    Info (332115): -removal
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 6658 megabytes
    Info: Processing ended: Mon Jul 15 13:29:59 2019
    Info: Elapsed time: 00:07:13
    Info: Total CPU time (on all processors): 00:21:48
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 1095 warnings
Info (23030): Evaluation of Tcl script system_project.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1095 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon Jul 15 13:30:02 2019
    Info: Elapsed time: 01:07:52
    Info: Total CPU time (on all processors): 00:00:04
