{
  "main": {
    "id": "2d872da36d75505f",
    "type": "split",
    "children": [
      {
        "id": "7a7ba3d013c5bb71",
        "type": "leaf",
        "state": {
          "type": "markdown",
          "state": {
            "file": "2. ARM Cortex-M/6. Exception Model.md",
            "mode": "source",
            "source": false
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "c959ec5f253370ba",
    "type": "split",
    "children": [
      {
        "id": "4037e3db0a97f460",
        "type": "tabs",
        "children": [
          {
            "id": "873405043d3cfae9",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {}
            }
          },
          {
            "id": "287f8b0737250033",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "synchro",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 365
  },
  "right": {
    "id": "71e47227c0141830",
    "type": "split",
    "children": [
      {
        "id": "f619892c2424255b",
        "type": "tabs",
        "children": [
          {
            "id": "85d327357fdff41a",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "2. ARM Cortex-M/6. Exception Model.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": false
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "active": "7a7ba3d013c5bb71",
  "lastOpenFiles": [
    "2. ARM Cortex-M/6. Exception Model.md",
    "2. ARM Cortex-M/5. Stack.md",
    "2. ARM Cortex-M/4. Memory Map.md",
    "2. ARM Cortex-M/3. Access Level.md",
    "2. ARM Cortex-M/2. Operational Modes.md",
    "1. Embedded C/4. Interrupts/18. Interrupts Part-3.md",
    "2. ARM Cortex-M/1. Introduction.md",
    "2. ARM Cortex-M/0. Beginnings.md",
    "1. Embedded C/3. Processor Startup/13. Startup Code Part-1.md",
    "1. Embedded C/4. Interrupts/16. Interrupts Part-1.md"
  ]
}