Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/testbench_isim_beh.exe -prj C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/ipcore_dir/Multiplier.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Register.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Counter.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Adder.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Activation_func.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Datapath.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Controller.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Top.v" into library work
Analyzing Verilog file "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:1330 - "C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/Datapath.v" Line 35: Function clog has no return value assignment
Completed static elaboration
Compiling module Register
Compiling module LUT3(INIT=8'b11010111)
Compiling module LUT2(INIT=4'b1000)
Compiling module LUT4(INIT=16'b0111100010001000)
Compiling module FD
Compiling module MUXCY
Compiling module XORCY
Compiling module MULT_AND
Compiling module GND
Compiling module VCC
Compiling module Multiplier
Compiling module adder(WORD_LENGTH=32'sb010001)
Compiling module Register(WORD_LENGTH=32'sb010001...
Compiling module Activation_func(WORD_LENGTH=32's...
Compiling module counter(N=2)
Compiling module Datapath(N=2)
Compiling module Controller
Compiling module Top_default
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 Verilog Units
Built simulation executable C:/Users/ASUS/Desktop/CAD/Xilinx_Multiplier/testbench_isim_beh.exe
Fuse Memory Usage: 31468 KB
Fuse CPU Usage: 749 ms
