
/root/projects/compiled/non_crypto/stripped/lz4_lz4.git_fileCompress_9edfbff6_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b104a0f 	blmi	0x412844
   4:	b500447a 	strlt	r4, [r0, #-1146]	; 0xfffffb86
   8:	58d3b099 	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   c:	681b4669 	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
  10:	f04f9317 			; <UNDEFINED> instruction: 0xf04f9317
  14:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  18:	b968fffe 	stmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  1c:	4a0a980b 	bmi	0x2a6050
  20:	447a4b08 	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
  24:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  28:	405a9b17 	subsmi	r9, sl, r7, lsl fp
  2c:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  30:	b019d104 	andslt	sp, r9, r4, lsl #2
  34:	fb04f85d 	blx	0x13e1b2
  38:	e7f02000 	ldrb	r2, [r0, r0]!
  3c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000022 	andeq	r0, r0, r2, lsr #32
  4c:	4b2e4a2d 	blmi	0xb92908
  50:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
  54:	f6ad41f0 			; <UNDEFINED> instruction: 0xf6ad41f0
  58:	58d30d08 	ldmpl	r3, {r3, r8, sl, fp}^
  5c:	f8cd681b 			; <UNDEFINED> instruction: 0xf8cd681b
  60:	f04f3804 			; <UNDEFINED> instruction: 0xf04f3804
  64:	28000300 	stmdacs	r0, {r8, r9}
  68:	460ed037 			; <UNDEFINED> instruction: 0x460ed037
  6c:	d03f2900 	eorsle	r2, pc, r0, lsl #18
  70:	f10d4605 			; <UNDEFINED> instruction: 0xf10d4605
  74:	f20d0804 	vadd.i8	d0, d13, d4
  78:	462b4704 	strtmi	r4, [fp], -r4, lsl #14
  7c:	6280f44f 	addvs	pc, r0, #1325400064	; 0x4f000000
  80:	46402101 	strbmi	r2, [r0], -r1, lsl #2
  84:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  88:	6280f44f 	addvs	pc, r0, #1325400064	; 0x4f000000
  8c:	46334604 	ldrtmi	r4, [r3], -r4, lsl #12
  90:	46382101 	ldrtmi	r2, [r8], -r1, lsl #2
  94:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  98:	1b004602 	blne	0x118a8
  9c:	2001bf18 	andcs	fp, r1, r8, lsl pc
  a0:	bf182a00 	svclt	0x00182a00
  a4:	d0022c00 	andle	r2, r2, r0, lsl #24
  a8:	d00f42a2 	andle	r4, pc, r2, lsr #5
  ac:	4a172001 	bmi	0x5c80b8
  b0:	447a4b15 	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
  b4:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  b8:	3804f8dd 	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
  bc:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  c0:	d1130300 	tstle	r3, r0, lsl #6
  c4:	0d08f60d 	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
  c8:	81f0e8bd 	ldrhhi	lr, [r0, #141]!	; 0x8d
  cc:	46404639 			; <UNDEFINED> instruction: 0x46404639
  d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d4:	d0d02800 	sbcsle	r2, r0, r0, lsl #16
  d8:	4b0de7e9 	blmi	0x37a084
  dc:	490d228e 	stmdbmi	sp, {r1, r2, r3, r7, r9, sp}
  e0:	447b480d 	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
  e4:	44784479 	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
  e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f0:	228e4b0a 	addcs	r4, lr, #10240	; 0x2800
  f4:	480b490a 	stmdami	fp, {r1, r3, r8, fp, lr}
  f8:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
  fc:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 100:	bf00fffe 	svclt	0x0000fffe
 104:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000056 	andeq	r0, r0, r6, asr r0
 110:	0000002a 	andeq	r0, r0, sl, lsr #32
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	0000002e 	andeq	r0, r0, lr, lsr #32
 11c:	00000020 	andeq	r0, r0, r0, lsr #32
 120:	00000022 	andeq	r0, r0, r2, lsr #32
 124:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4ff0e92d 	svcmi	0x00f0e92d
   4:	f8df460d 			; <UNDEFINED> instruction: 0xf8df460d
   8:	ed2d1478 	cfstrs	mvf1, [sp, #-480]!	; 0xfffffe20
   c:	f5ad8b02 			; <UNDEFINED> instruction: 0xf5ad8b02
  10:	f10d7d49 			; <UNDEFINED> instruction: 0xf10d7d49
  14:	f8df081c 			; <UNDEFINED> instruction: 0xf8df081c
  18:	4479346c 	ldrbtmi	r3, [r9], #-1132	; 0xfffffb94
  1c:	f50d2400 			; <UNDEFINED> instruction: 0xf50d2400
  20:	22fc798e 	rscscs	r7, ip, #2326528	; 0x238000
  24:	4000f8c8 	andmi	pc, r0, r8, asr #17
  28:	f50d4606 			; <UNDEFINED> instruction: 0xf50d4606
  2c:	a8087a07 	stmdage	r8, {r0, r1, r2, r9, fp, ip, sp, lr}
  30:	462158cb 	strtmi	r5, [r1], -fp, asr #17
  34:	93c7681b 	bicls	r6, r7, #1769472	; 0x1b0000
  38:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  3c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  40:	462122fc 			; <UNDEFINED> instruction: 0x462122fc
  44:	f8c9a848 			; <UNDEFINED> instruction: 0xf8c9a848
  48:	f7ff4000 			; <UNDEFINED> instruction: 0xf7ff4000
  4c:	22fcfffe 	rscscs	pc, ip, #1016	; 0x3f8
  50:	a8884621 	stmge	r8, {r0, r5, r9, sl, lr}
  54:	4000f8ca 	andmi	pc, r0, sl, asr #17
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	f3402e01 	vcge.f32	d18, d0, d1
  60:	f8df814d 			; <UNDEFINED> instruction: 0xf8df814d
  64:	f44f2424 	vst3.8	{d18-d20}, [pc :128], r4
  68:	686b7180 	stmdavs	fp!, {r7, r8, ip, sp, lr}^
  6c:	447a4640 	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
  70:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  74:	9201686a 	andls	r6, r1, #6946816	; 0x6a0000
  78:	7380f44f 	orrvc	pc, r0, #1325400064	; 0x4f000000
  7c:	240cf8df 	strcs	pc, [ip], #-2271	; 0xfffff721
  80:	46484619 			; <UNDEFINED> instruction: 0x46484619
  84:	9200447a 	andls	r4, r0, #2046820352	; 0x7a000000
  88:	f7ff2201 			; <UNDEFINED> instruction: 0xf7ff2201
  8c:	686bfffe 	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  90:	22019301 	andcs	r9, r1, #67108864	; 0x4000000
  94:	46504bfe 			; <UNDEFINED> instruction: 0x46504bfe
  98:	9300447b 	movwls	r4, #1147	; 0x47b
  9c:	7380f44f 	orrvc	pc, r0, #1325400064	; 0x4f000000
  a0:	f7ff4619 			; <UNDEFINED> instruction: 0xf7ff4619
  a4:	49fbfffe 	ldmibmi	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  a8:	20014642 	andcs	r4, r1, r2, asr #12
  ac:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  b0:	49f9fffe 	ldmibmi	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  b4:	2001464a 	andcs	r4, r1, sl, asr #12
  b8:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  bc:	49f7fffe 	ldmibmi	r7!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  c0:	20014652 	andcs	r4, r1, r2, asr r6
  c4:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  c8:	49f5fffe 	ldmibmi	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  cc:	44794640 	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
  d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d4:	460549f3 			; <UNDEFINED> instruction: 0x460549f3
  d8:	44794648 	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
  dc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e0:	ee0849f1 			; <UNDEFINED> instruction: 0xee0849f1
  e4:	464b0a10 			; <UNDEFINED> instruction: 0x464b0a10
  e8:	46424479 			; <UNDEFINED> instruction: 0x46424479
  ec:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  f0:	2d00fffe 	stccs	15, cr15, [r0, #-1016]	; 0xfffffc08
  f4:	81b1f000 			; <UNDEFINED> instruction: 0x81b1f000
  f8:	3a10ee18 	bcc	0x43b960
  fc:	f0002b00 			; <UNDEFINED> instruction: 0xf0002b00
 100:	f44f819d 	vst4.32	{d24,d26,d28,d30}, [pc :64]!
 104:	f7ff4080 			; <UNDEFINED> instruction: 0xf7ff4080
 108:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
 10c:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 110:	af068189 	svcge	0x00068189
 114:	ee184622 	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
 118:	46381a10 			; <UNDEFINED> instruction: 0x46381a10
 11c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 120:	f7ff4604 			; <UNDEFINED> instruction: 0xf7ff4604
 124:	b170fffe 	ldrshlt	pc, [r0, #-254]!	; 0xffffff02	; <UNPREDICTABLE>
 128:	6838e141 	ldmdavs	r8!, {r0, r6, r8, sp, lr, pc}
 12c:	0f00f1bb 	svceq	0x0000f1bb
 130:	465ad01a 			; <UNDEFINED> instruction: 0x465ad01a
 134:	f7ff4631 			; <UNDEFINED> instruction: 0xf7ff4631
 138:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	f0402800 			; <UNDEFINED> instruction: 0xf0402800
 144:	462b810c 	strtmi	r8, [fp], -ip, lsl #2
 148:	4280f44f 	addmi	pc, r0, #1325400064	; 0x4f000000
 14c:	46302101 	ldrtmi	r2, [r0], -r1, lsl #2
 150:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 154:	46284683 	strtmi	r4, [r8], -r3, lsl #13
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	d0e42800 	rscle	r2, r4, r0, lsl #16
 160:	447848d2 	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
 164:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 168:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 16c:	6838fffe 	ldmdavs	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 170:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 174:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 178:	f0402800 			; <UNDEFINED> instruction: 0xf0402800
 17c:	462880d5 			; <UNDEFINED> instruction: 0x462880d5
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	0a10ee18 	beq	0x43b9ec
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
 190:	9005fffe 	strdls	pc, [r5], -lr
 194:	f7ff4648 			; <UNDEFINED> instruction: 0xf7ff4648
 198:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 19c:	f7ff4648 			; <UNDEFINED> instruction: 0xf7ff4648
 1a0:	ee08fffe 	mcr	15, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
 1a4:	46400a10 			; <UNDEFINED> instruction: 0x46400a10
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	0a90ee07 	beq	0xfe43b9d0
 1b0:	8b48eeb8 	blhi	0x123bc98
 1b4:	4bb0ed9f 	blmi	0xfec3b838
 1b8:	5b67eeb8 	blpl	0x19fbca0
 1bc:	9b0549bc 	blls	0x1528b4
 1c0:	44794642 	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
 1c4:	94002001 	strls	r2, [r0], #-1
 1c8:	6b05ee88 	blvs	0x17bbf0
 1cc:	6b04ee26 	blvs	0x13ba6c
 1d0:	6b02ed8d 	blvs	0xbb80c
 1d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d8:	447848b6 	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
 1dc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e0:	464849b5 			; <UNDEFINED> instruction: 0x464849b5
 1e4:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 1e8:	49b4fffe 	ldmibmi	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 1ec:	46504606 	ldrbmi	r4, [r0], -r6, lsl #12
 1f0:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 1f4:	4683fffe 			; <UNDEFINED> instruction: 0x4683fffe
 1f8:	f0002e00 			; <UNDEFINED> instruction: 0xf0002e00
 1fc:	28008129 	stmdacs	r0, {r0, r3, r5, r8, pc}
 200:	8126f000 	msrhi	CPSR_sx, r0
 204:	464a49ae 	strbmi	r4, [sl], -lr, lsr #19
 208:	20014653 	andcs	r4, r1, r3, asr r6
 20c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 210:	f44ffffe 			; <UNDEFINED> instruction: 0xf44ffffe
 214:	f7ff4080 			; <UNDEFINED> instruction: 0xf7ff4080
 218:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
 21c:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 220:	46318126 	ldrtmi	r8, [r1], -r6, lsr #2
 224:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
 228:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 22c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 230:	e0eab160 	rsc	fp, sl, r0, ror #2
 234:	f0002c00 			; <UNDEFINED> instruction: 0xf0002c00
 238:	465b80ce 	ldrbmi	r8, [fp], -lr, asr #1
 23c:	21014622 	tstcs	r1, r2, lsr #12
 240:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 244:	4284fffe 	addmi	pc, r4, #1016	; 0x3f8
 248:	8093f040 	addshi	pc, r3, r0, asr #32
 24c:	f44f6838 	vst2.8	{d22-d23}, [pc :256], r8
 250:	46294280 	strtmi	r4, [r9], -r0, lsl #5
 254:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 258:	f7ff4604 			; <UNDEFINED> instruction: 0xf7ff4604
 25c:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 260:	4620d0e8 	strtmi	sp, [r0], -r8, ror #1
 264:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 268:	46024996 			; <UNDEFINED> instruction: 0x46024996
 26c:	44792001 	ldrbtmi	r2, [r9], #-1
 270:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 274:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 278:	6838fffe 	ldmdavs	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 27c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 280:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 284:	f0402800 			; <UNDEFINED> instruction: 0xf0402800
 288:	2c0080b1 	stccs	0, cr8, [r0], {177}	; 0xb1
 28c:	4658d17e 			; <UNDEFINED> instruction: 0x4658d17e
 290:	f7ff4c8d 			; <UNDEFINED> instruction: 0xf7ff4c8d
 294:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 298:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 29c:	447c488b 	ldrbtmi	r4, [ip], #-2187	; 0xfffff775
 2a0:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 2a4:	4621fffe 	qsub8mi	pc, r1, lr	; <UNPREDICTABLE>
 2a8:	94054640 	strls	r4, [r5], #-1600	; 0xfffff9c0
 2ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2b0:	46059905 	strmi	r9, [r5], -r5, lsl #18
 2b4:	f7ff4650 			; <UNDEFINED> instruction: 0xf7ff4650
 2b8:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
 2bc:	f0002d00 			; <UNDEFINED> instruction: 0xf0002d00
 2c0:	2e0080c7 	cdpcs	0, 0, cr8, cr0, cr7, {6}
 2c4:	80c4f000 	sbchi	pc, r4, r0
 2c8:	46534981 	ldrbmi	r4, [r3], -r1, lsl #19
 2cc:	20014642 	andcs	r4, r1, r2, asr #12
 2d0:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 2d4:	4631fffe 	shsub8mi	pc, r1, lr	; <UNPREDICTABLE>
 2d8:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 2dc:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 2e0:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 2e4:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 2e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2ec:	f0402c00 			; <UNDEFINED> instruction: 0xf0402c00
 2f0:	48788087 	ldmdami	r8!, {r0, r1, r2, r7, pc}^
 2f4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 2f8:	e003fffe 	strd	pc, [r3], -lr
 2fc:	44784876 	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
 300:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 304:	4b5f4a75 	blmi	0x17d2ce0
 308:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 30c:	9bc7681a 	blls	0xff1da37c
 310:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 314:	f0400300 			; <UNDEFINED> instruction: 0xf0400300
 318:	4620809e 			; <UNDEFINED> instruction: 0x4620809e
 31c:	7d49f50d 	cfstr64vc	mvdx15, [r9, #-52]	; 0xffffffcc
 320:	8b02ecbd 	blhi	0xbb61c
 324:	8ff0e8bd 	svchi	0x00f0e8bd
 328:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 32c:	496cfffe 	stmdbmi	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 330:	20014602 	andcs	r4, r1, r2, lsl #12
 334:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 338:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 33c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 340:	0a10ee18 	beq	0x43bba8
 344:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 348:	46042001 	strmi	r2, [r4], -r1
 34c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 350:	46024964 	strmi	r4, [r2], -r4, ror #18
 354:	44794620 	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 358:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 35c:	4620e7d2 			; <UNDEFINED> instruction: 0x4620e7d2
 360:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 364:	46024960 	strmi	r4, [r2], -r0, ror #18
 368:	44792001 	ldrbtmi	r2, [r9], #-1
 36c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 370:	485ee6fa 	ldmdami	lr, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
 374:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 378:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 37c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 380:	f7ff6838 			; <UNDEFINED> instruction: 0xf7ff6838
 384:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 388:	bb78fffe 	bllt	0x1e40388
 38c:	24014658 	strcs	r4, [r1], #-1624	; 0xfffff9a8
 390:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 394:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 398:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 39c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3a0:	46024953 			; <UNDEFINED> instruction: 0x46024953
 3a4:	44794620 	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 3a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3ac:	4620e7aa 	strtmi	lr, [r0], -sl, lsr #15
 3b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3b4:	4602494f 	strmi	r4, [r2], -pc, asr #18
 3b8:	44792001 	ldrbtmi	r2, [r9], #-1
 3bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3c0:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 3c4:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 3c8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3cc:	0a10ee18 	beq	0x43bc34
 3d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3d4:	4628e7b8 			; <UNDEFINED> instruction: 0x4628e7b8
 3d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3dc:	f7ff6838 			; <UNDEFINED> instruction: 0xf7ff6838
 3e0:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 3e4:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 3e8:	af51f43f 	svcge	0x0051f43f
 3ec:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 3f0:	4941fffe 	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 3f4:	20014602 	andcs	r4, r1, r2, lsl #12
 3f8:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 3fc:	e7c5fffe 			; <UNDEFINED> instruction: 0xe7c5fffe
 400:	4478483e 	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
 404:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 408:	4620e77c 			; <UNDEFINED> instruction: 0x4620e77c
 40c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 410:	4602493b 			; <UNDEFINED> instruction: 0x4602493b
 414:	44792001 	ldrbtmi	r2, [r9], #-1
 418:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 41c:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 420:	e7b3fffe 			; <UNDEFINED> instruction: 0xe7b3fffe
 424:	44784837 	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
 428:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 42c:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 430:	ee18fffe 	mrc	15, 0, APSR_nzcv, cr8, cr14, {7}
 434:	f7ff0a10 			; <UNDEFINED> instruction: 0xf7ff0a10
 438:	e785fffe 			; <UNDEFINED> instruction: 0xe785fffe
 43c:	22244b32 	eorcs	r4, r4, #51200	; 0xc800
 440:	48334932 	ldmdami	r3!, {r1, r4, r5, r8, fp, lr}
 444:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
 448:	44783310 	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
 44c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 450:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 454:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 458:	4b2efffe 	blmi	0xbc0458
 45c:	492e2224 	stmdbmi	lr!, {r2, r5, r9, sp}
 460:	447b482e 	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
 464:	33104479 	tstcc	r0, #2030043136	; 0x79000000
 468:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 46c:	482cfffe 	stmdami	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 470:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 474:	e789fffe 			; <UNDEFINED> instruction: 0xe789fffe
 478:	00000000 	andeq	r0, r0, r0
 47c:	40590000 	subsmi	r0, r9, r0
 480:	00000462 	andeq	r0, r0, r2, ror #8
 484:	00000000 	andeq	r0, r0, r0
 488:	00000416 	andeq	r0, r0, r6, lsl r4
 48c:	00000404 	andeq	r0, r0, r4, lsl #8
 490:	000003f4 	strdeq	r0, [r0], -r4
 494:	000003e4 	andeq	r0, r0, r4, ror #7
 498:	000003dc 	ldrdeq	r0, [r0], -ip
 49c:	000003d4 	ldrdeq	r0, [r0], -r4
 4a0:	000003ce 	andeq	r0, r0, lr, asr #7
 4a4:	000003c6 	andeq	r0, r0, r6, asr #7
 4a8:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 4ac:	00000346 	andeq	r0, r0, r6, asr #6
 4b0:	000002ea 	andeq	r0, r0, sl, ror #5
 4b4:	000002d6 	ldrdeq	r0, [r0], -r6
 4b8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4bc:	000002c8 	andeq	r0, r0, r8, asr #5
 4c0:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 4c4:	00000252 	andeq	r0, r0, r2, asr r2
 4c8:	00000226 	andeq	r0, r0, r6, lsr #4
 4cc:	00000228 	andeq	r0, r0, r8, lsr #4
 4d0:	000001fc 	strdeq	r0, [r0], -ip
 4d4:	000001dc 	ldrdeq	r0, [r0], -ip
 4d8:	000001d6 	ldrdeq	r0, [r0], -r6
 4dc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4e0:	000001a8 	andeq	r0, r0, r8, lsr #3
 4e4:	0000018a 	andeq	r0, r0, sl, lsl #3
 4e8:	0000017a 	andeq	r0, r0, sl, ror r1
 4ec:	00000174 	andeq	r0, r0, r4, ror r1
 4f0:	00000146 	andeq	r0, r0, r6, asr #2
 4f4:	00000136 	andeq	r0, r0, r6, lsr r1
 4f8:	000000fc 	strdeq	r0, [r0], -ip
 4fc:	000000f6 	strdeq	r0, [r0], -r6
 500:	000000e6 	andeq	r0, r0, r6, ror #1
 504:	000000da 	ldrdeq	r0, [r0], -sl
 508:	000000c0 	andeq	r0, r0, r0, asr #1
 50c:	000000c2 	andeq	r0, r0, r2, asr #1
 510:	000000c2 	andeq	r0, r0, r2, asr #1
 514:	000000ae 	andeq	r0, r0, lr, lsr #1
 518:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 51c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 520:	000000ac 	andeq	r0, r0, ip, lsr #1
