

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling8d0916fefd6ccd41475d1566102a27b3  /home/pars/Documents/sim_1/bc_topo_base
Extracting PTX file and ptxas options    1: bc_topo_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/bc_topo_base
self exe links to: /home/pars/Documents/sim_1/bc_topo_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/bc_topo_base
Running md5sum using "md5sum /home/pars/Documents/sim_1/bc_topo_base "
self exe links to: /home/pars/Documents/sim_1/bc_topo_base
Extracting specific PTX file named bc_topo_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x5633a5526ffc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiiPfPiS0_S_PbS1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9bc_updateiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z9bc_updateiPiPb' : regs=8, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' : regs=27, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' : regs=21, lmem=0, smem=0, cmem=444
GPGPU-Sim PTX: Kernel '_Z10initializeiiPfPiS0_S_PbS1_' : regs=18, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x5633a55274e5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x5633a55274a9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x5633a552747c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5633a552744e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x5633a5527428, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5633a55273d4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5633a5527392, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5633a5527364, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x5633a552733f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5633a55272ec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5633a55272ab, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x5633a55235f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9bc_updateiPiPb : hostFun 0x0x5633a552346f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ : hostFun 0x0x5633a55232ca, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i : hostFun 0x0x5633a5522ff5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiiPfPiS0_S_PbS1_ : hostFun 0x0x5633a5522cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c735; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c73d; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c8c4; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c73e; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c73f; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c740; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c741; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c742; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c743; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c744; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c745; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c746; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c747; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c73c; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633a553c952; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/germany_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 11548845 |E| 12369181
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b0bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b0b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b0b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b0a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b0a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b098..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b090..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b088..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633a5522cc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (bc_topo_base.1.sm_75.ptx:63) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_topo_base.1.sm_75.ptx:81) @%p2 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (bc_topo_base.1.sm_75.ptx:82) bra.uni $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (bc_topo_base.1.sm_75.ptx:96) st.global.u8 [%rd3], %rs1;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (bc_topo_base.1.sm_75.ptx:93) bra.uni $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiiPfPiS0_S_PbS1_' to stream 0, gridDim= (45113,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiiPfPiS0_S_PbS1_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 844196
gpu_sim_insn = 450406369
gpu_ipc =     533.5330
gpu_tot_sim_cycle = 844196
gpu_tot_sim_insn = 450406369
gpu_tot_ipc =     533.5330
gpu_tot_issued_cta = 45113
gpu_occupancy = 96.0568% 
gpu_tot_occupancy = 96.0568% 
max_total_param_size = 0
gpu_stall_dramfull = 13492679
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6952
partiton_level_parallism_total  =       7.6952
partiton_level_parallism_util =       7.7632
partiton_level_parallism_util_total  =       7.7632
L2_BW  =     336.1250 GB/Sec
L2_BW_total  =     336.1250 GB/Sec
gpu_total_sim_rate=61860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 222771, Miss = 222768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 299381
	L1D_cache_core[1]: Access = 216576, Miss = 216576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287640
	L1D_cache_core[2]: Access = 223344, Miss = 223344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297977
	L1D_cache_core[3]: Access = 227088, Miss = 227088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308185
	L1D_cache_core[4]: Access = 217008, Miss = 217008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284505
	L1D_cache_core[5]: Access = 227664, Miss = 227664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307563
	L1D_cache_core[6]: Access = 214128, Miss = 214128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274675
	L1D_cache_core[7]: Access = 209520, Miss = 209520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270508
	L1D_cache_core[8]: Access = 214992, Miss = 214992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280306
	L1D_cache_core[9]: Access = 207504, Miss = 207504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269460
	L1D_cache_core[10]: Access = 207360, Miss = 207360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268524
	L1D_cache_core[11]: Access = 215568, Miss = 215568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283558
	L1D_cache_core[12]: Access = 226656, Miss = 226656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304493
	L1D_cache_core[13]: Access = 213120, Miss = 213120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282506
	L1D_cache_core[14]: Access = 213120, Miss = 213120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282099
	L1D_cache_core[15]: Access = 210384, Miss = 210384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270278
	L1D_cache_core[16]: Access = 223920, Miss = 223920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300283
	L1D_cache_core[17]: Access = 220896, Miss = 220896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288691
	L1D_cache_core[18]: Access = 212256, Miss = 212256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277133
	L1D_cache_core[19]: Access = 220320, Miss = 220320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289438
	L1D_cache_core[20]: Access = 219168, Miss = 219168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288263
	L1D_cache_core[21]: Access = 226800, Miss = 226800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309274
	L1D_cache_core[22]: Access = 215280, Miss = 215280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281978
	L1D_cache_core[23]: Access = 216144, Miss = 216144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276389
	L1D_cache_core[24]: Access = 212356, Miss = 212356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273537
	L1D_cache_core[25]: Access = 210672, Miss = 210672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271879
	L1D_cache_core[26]: Access = 214128, Miss = 214128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274511
	L1D_cache_core[27]: Access = 219168, Miss = 219168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284910
	L1D_cache_core[28]: Access = 207216, Miss = 207216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267837
	L1D_cache_core[29]: Access = 211104, Miss = 211104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271949
	L1D_total_cache_accesses = 6496231
	L1D_total_cache_misses = 6496228
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8527730
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496231

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8527730
ctas_completed 45113, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15917, 15908, 15908, 15908, 15908, 15908, 15908, 15908, 15826, 15826, 15826, 15826, 15826, 15826, 15826, 15826, 15785, 15785, 15785, 15785, 15785, 15785, 15785, 15785, 15908, 15908, 15908, 15908, 15908, 15908, 15908, 15908, 
gpgpu_n_tot_thrd_icount = 473504800
gpgpu_n_tot_w_icount = 14797025
gpgpu_n_stall_shd_mem = 2492897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 6496231
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 69293070
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92391424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2492897
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17353631	W0_Idle:65411191	W0_Scoreboard:3067433	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:24	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:14796985
single_issue_nums: WS0:3699275	WS1:3699266	WS2:3699242	WS3:3699242	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259849240 {40:6496231,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51969848 {8:6496231,}
maxmflatency = 2041 
max_icnt2mem_latency = 1682 
maxmrqlatency = 3253 
max_icnt2sh_latency = 545 
averagemflatency = 1563 
avg_icnt2mem_latency = 1008 
avg_mrq_latency = 398 
avg_icnt2sh_latency = 68 
mrq_lat_table:202914 	3088 	3810 	26334 	38774 	89469 	169573 	248482 	325648 	336210 	150796 	2181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2506 	71306 	77139 	6345280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12271 	25909 	46559 	84342 	3119438 	3207712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	737640 	536412 	658018 	845491 	1097437 	1395659 	1092007 	133515 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	5 	825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     13607     13572     13968     13934     13667     13670     13793     13795     13835     13738     14941     15004     13947     13944     13843     13840 
dram[1]:     13581     13594     13951     13970     13638     13660     13607     13693     13689     13768     13834     14974     13933     13982     14055     14014 
dram[2]:     13543     13591     13945     13980     13635     13630     13720     13812     13957     13708     14796     14901     13976     13973     13971     13995 
dram[3]:     13557     13561     13960     13964     13764     13711     13619     13582     13754     13766     14899     14903     13949     13959     14090     14065 
dram[4]:     13532     13512     14017     14008     13651     13713     13587     13588     13831     13839     14900     14909     13819     13830     14001     13986 
dram[5]:     13503     13539     13991     13926     13676     13707     13585     13632     13827     13805     14899     14899     13787     13764     14085     14060 
dram[6]:     13535     13528     14011     14027     13682     13720     13611     13716     13755     13843     15006     15015     13831     13867     14089     14063 
dram[7]:     13461     13479     13992     14018     13751     13663     13709     13721     13790     13689     15017     14915     13881     13880     14080     14081 
dram[8]:     13468     13470     14058     14192     13661     13611     13686     13712     13769     13685     14919     14915     13840     13833     14089     14087 
dram[9]:     13480     13482     14199     14071     13687     13689     13708     13700     13778     13719     15015     14919     13783     13752     13742     13812 
dram[10]:     13477     13477     14073     14088     13683     13697     13716     13718     13796     13702     15001     14957     13850     13798     13887     13865 
dram[11]:     13602     13578     14206     14077     13670     13655     13676     13671     13809     13822     14952     14961     13819     13805     13688     13776 
average row accesses per activate:
dram[0]:  6.182021  6.303030  6.802783  6.791667  6.574016  6.663208  7.175862  7.375000  6.395689  6.529874  6.557222  6.782857  6.645883  6.876758  7.118050  7.350707 
dram[1]:  6.155325  6.205817  6.561168  6.802783  6.447104  6.695269  7.126821  7.306678  6.446858  6.477787  6.712440  6.767101  6.782218  7.034687  7.330397  7.369353 
dram[2]:  6.146234  6.029710  6.797220  6.841975  6.349050  6.416603  7.293602  7.503610  6.540945  6.589215  6.599682  6.663993  6.860561  7.088662  7.192740  7.423729 
dram[3]:  6.365723  6.355997  6.736629  6.769544  6.356436  6.597629  7.291849  7.424107  6.510972  6.714632  6.653323  6.651721  6.735223  7.012648  7.462780  7.449418 
dram[4]:  6.186617  6.227545  6.671750  6.731174  6.401073  6.603639  7.027027  7.447133  6.460342  6.608592  6.456100  6.641887  6.879239  7.126821  7.311951  7.530317 
dram[5]:  6.055313  6.135693  6.454193  6.704032  6.385616  6.688301  7.037225  7.309587  6.578781  6.697019  6.323440  6.466148  6.702659  7.176014  7.592153  7.612992 
dram[6]:  6.373180  6.443068  6.709443  6.797220  6.456303  6.600000  6.954052  7.214410  6.523548  6.594444  6.481279  6.553628  6.925063  7.156627  7.267249  7.357206 
dram[7]:  6.240810  6.519592  6.769544  6.780587  6.657097  6.684547  7.017706  7.267482  6.411265  6.724110  6.431889  6.733387  6.884934  6.947369  7.016020  7.210572 
dram[8]:  6.322188  6.364958  6.704839  6.759350  6.466305  6.699037  7.113772  7.418750  6.583201  6.482059  6.762408  6.559589  6.621815  6.851730  7.326584  7.256321 
dram[9]:  6.144018  6.345538  6.525903  6.624701  6.531299  6.802771  7.202598  7.384000  6.604928  6.573576  6.653323  6.653323  6.778321  6.948204  7.255449  7.155632 
dram[10]:  6.059723  6.223635  6.603654  6.661859  6.516003  6.699840  6.962343  7.225217  6.420402  6.699193  6.470405  6.632083  6.601587  6.739871  6.987406  7.371125 
dram[11]:  6.351145  6.288738  6.716478  6.705645  6.362805  6.657097  7.001684  7.452018  6.680868  6.527102  6.590008  6.646400  6.902075  6.942404  7.088586  7.557675 
average row locality = 1597279/236850 = 6.743842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:     33284     33284     33252     33252     33396     33396     33340     33340     33276     33276     33260     33256     33256     33256     33284     33284 
dram[1]:     33292     33292     33252     33252     33396     33396     33340     33336     33272     33272     33260     33260     33260     33260     33280     33280 
dram[2]:     33288     33284     33252     33252     33396     33392     33328     33328     33280     33280     33260     33264     33260     33260     33288     33288 
dram[3]:     33280     33280     33252     33252     33384     33384     33332     33336     33272     33272     33256     33256     33272     33268     33284     33284 
dram[4]:     33284     33280     33252     33252     33388     33388     33324     33328     33280     33280     33248     33252     33268     33268     33284     33284 
dram[5]:     33280     33284     33252     33252     33384     33388     33328     33328     33280     33280     33248     33256     33272     33268     33284     33284 
dram[6]:     33268     33272     33252     33252     33392     33396     33340     33336     33284     33284     33260     33248     33268     33264     33284     33284 
dram[7]:     33276     33276     33252     33252     33392     33396     33336     33336     33284     33284     33260     33260     33268     33264     33284     33284 
dram[8]:     33280     33276     33256     33256     33392     33388     33328     33320     33280     33280     33256     33252     33268     33272     33292     33292 
dram[9]:     33280     33280     33256     33256     33388     33388     33324     33320     33280     33280     33252     33248     33268     33268     33288     33288 
dram[10]:     33284     33284     33256     33256     33388     33392     33320     33324     33276     33276     33248     33256     33272     33268     33288     33288 
dram[11]:     33280     33284     33260     33260     33392     33392     33328     33324     33276     33276     33256     33252     33268     33268     33288     33284 
total dram writes = 6392188
bank skew: 33396/33248 = 1.00
chip skew: 532704/532660 = 1.00
average mf latency per bank:
dram[0]:       1641      1646      1644      1649      1636      1645      1640      1648      1644      1649      1643      1649      1642      1652      1642      1650
dram[1]:       1663      1658      1666      1664      1663      1658      1667      1659      1665      1659      1665      1663      1670      1665      1668      1660
dram[2]:       1638      1651      1644      1656      1643      1653      1646      1656      1641      1654      1643      1655      1648      1658      1646      1656
dram[3]:       1457      1464      1457      1465      1456      1462      1460      1466      1459      1465      1459      1466      1461      1466      1460      1466
dram[4]:       1624      1602      1624      1604      1618      1597      1627      1605      1626      1604      1625      1606      1622      1601      1627      1604
dram[5]:       1663      1633      1667      1634      1660      1626      1665      1633      1665      1635      1668      1634      1666      1631      1666      1633
dram[6]:       1642      1670      1643      1671      1637      1662      1641      1665      1641      1670      1642      1672      1643      1669      1641      1668
dram[7]:       1590      1576      1589      1580      1583      1574      1588      1577      1590      1575      1590      1578      1588      1580      1589      1578
dram[8]:       1386      1466      1388      1469      1385      1463      1389      1467      1386      1464      1388      1468      1389      1467      1387      1466
dram[9]:       1591      1621      1590      1622      1588      1617      1599      1625      1592      1622      1590      1623      1591      1623      1598      1624
dram[10]:       1490      1450      1493      1452      1488      1445      1493      1451      1491      1451      1494      1453      1491      1449      1492      1451
dram[11]:       1616      1657      1619      1657      1611      1652      1616      1658      1617      1659      1618      1657      1617      1656      1615      1657
maximum mf latency per bank:
dram[0]:       1977      1966      1965      1989      1952      2014      1978      1991      1975      1980      1965      2010      1973      2000      1962      1993
dram[1]:       2006      1954      1965      1935      1982      1976      1997      1962      1967      1963      1970      1945      1977      1972      2000      1976
dram[2]:       1953      1959      1973      1989      1953      1986      1981      1987      1956      1985      1951      1977      1952      1990      1973      1972
dram[3]:       1764      1832      1756      1804      1757      1791      1790      1853      1794      1825      1749      1798      1770      1784      1795      1852
dram[4]:       1899      1892      1933      1949      1975      1883      1978      1905      1978      1948      1975      1957      1974      1912      1964      1894
dram[5]:       1943      1926      2024      1979      1955      1941      1963      1906      1997      1957      2041      1996      1971      1943      1976      1925
dram[6]:       1983      1980      1949      1977      1966      1962      1980      1952      1976      1972      1956      1965      1962      1962      1961      1948
dram[7]:       1896      1933      1954      1905      1931      1887      1916      1960      1885      1942      1951      1939      1953      1887      1921      1969
dram[8]:       1733      1829      1738      1819      1746      1820      1692      1849      1718      1832      1757      1832      1752      1829      1690      1836
dram[9]:       1902      1894      1890      1918      1909      1905      1919      1899      1921      1918      1903      1909      1904      1905      1909      1899
dram[10]:       1816      1795      1832      1741      1795      1762      1762      1790      1828      1798      1782      1740      1791      1771      1784      1798
dram[11]:       1976      1964      1919      1965      1974      1963      1981      1953      1959      1986      1946      1973      1909      1961      1960      1989

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 844112 -   mf: uid=18527153, sid4294967295:w4294967295, part=0, addr=0xd36c5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844016), 
Ready @ 844139 -   mf: uid=18527156, sid4294967295:w4294967295, part=0, addr=0xd0ace800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844043), 
Ready @ 844147 -   mf: uid=18527203, sid4294967295:w4294967295, part=0, addr=0xcb2b7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844051), 
Ready @ 844151 -   mf: uid=18527204, sid4294967295:w4294967295, part=0, addr=0xd0acc400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844055), 
Ready @ 844152 -   mf: uid=18527210, sid4294967295:w4294967295, part=0, addr=0xd0acc480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844056), 
Ready @ 844159 -   mf: uid=18527216, sid4294967295:w4294967295, part=0, addr=0xd36c5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844159 -   mf: uid=18527240, sid4294967295:w4294967295, part=0, addr=0xd0ace880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844160 -   mf: uid=18527255, sid4294967295:w4294967295, part=0, addr=0xcdec2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844064), 
Ready @ 844164 -   mf: uid=18527262, sid4294967295:w4294967295, part=0, addr=0xd36c5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844068), 
Ready @ 844164 -   mf: uid=18527265, sid4294967295:w4294967295, part=0, addr=0xd36e0c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844068), 
Ready @ 844171 -   mf: uid=18527269, sid4294967295:w4294967295, part=0, addr=0xd0ac8880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844176 -   mf: uid=18527301, sid4294967295:w4294967295, part=0, addr=0xd0ac8800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844080), 
Ready @ 844184 -   mf: uid=18527305, sid4294967295:w4294967295, part=0, addr=0xcdec2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844088), 
Ready @ 844189 -   mf: uid=18527317, sid4294967295:w4294967295, part=0, addr=0xcdec4800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844093), 
Ready @ 844189 -   mf: uid=18527326, sid4294967295:w4294967295, part=0, addr=0xcdec4880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844093), 
Ready @ 844200 -   mf: uid=18527341, sid4294967295:w4294967295, part=0, addr=0xcb2aa000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844104), 
Ready @ 844215 -   mf: uid=18527351, sid4294967295:w4294967295, part=0, addr=0xd0ac9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844119), 
Ready @ 844216 -   mf: uid=18527356, sid4294967295:w4294967295, part=0, addr=0xcdec3c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844120), 
Ready @ 844234 -   mf: uid=18527369, sid4294967295:w4294967295, part=0, addr=0xcdec3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844138), 
Ready @ 844234 -   mf: uid=18527409, sid4294967295:w4294967295, part=0, addr=0xd0ac7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844138), 
Ready @ 844245 -   mf: uid=18527404, sid4294967295:w4294967295, part=0, addr=0xcb2aa080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844149), 
Ready @ 844246 -   mf: uid=18527436, sid4294967295:w4294967295, part=0, addr=0xd0ac9400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844150), 
Ready @ 844257 -   mf: uid=18527429, sid4294967295:w4294967295, part=0, addr=0xd0ac7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844161), 
Ready @ 844259 -   mf: uid=18527452, sid4294967295:w4294967295, part=0, addr=0xcb2bfc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844163), 
Ready @ 844270 -   mf: uid=18527458, sid4294967295:w4294967295, part=0, addr=0xd36c2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844174), 
Ready @ 844281 -   mf: uid=18527460, sid4294967295:w4294967295, part=0, addr=0xd36c2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
Ready @ 844281 -   mf: uid=18527473, sid4294967295:w4294967295, part=0, addr=0xcb2bfc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
Ready @ 844285 -   mf: uid=18527474, sid4294967295:w4294967295, part=0, addr=0xcb2c0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844189), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598190 n_act=19747 n_pre=19731 n_ref_event=0 n_req=133173 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532407 bw_util=0.9837
n_activity=2130073 dram_eff=0.9998
bk0: 0a 683329i bk1: 0a 655832i bk2: 0a 695112i bk3: 0a 663462i bk4: 0a 698939i bk5: 0a 670655i bk6: 0a 703118i bk7: 0a 671862i bk8: 0a 701173i bk9: 0a 659612i bk10: 0a 702573i bk11: 0a 661691i bk12: 0a 703928i bk13: 0a 687690i bk14: 0a 699624i bk15: 0a 667826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851648
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851648
Bank_Level_Parallism = 11.194409
Bank_Level_Parallism_Col = 10.712468
Bank_Level_Parallism_Ready = 7.776070
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.993132 

BW Util details:
bwutil = 0.983702 
total_CMD = 2164912 
util_bw = 2129625 
Wasted_Col = 296 
Wasted_Row = 47 
Idle = 34944 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 121 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598190 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532407 
n_act = 19747 
n_pre = 19731 
n_ref = 0 
n_req = 133173 
total_req = 532407 

Dual Bus Interface Util: 
issued_total_row = 39478 
issued_total_col = 532407 
Row_Bus_Util =  0.018235 
CoL_Bus_Util = 0.245925 
Either_Row_CoL_Bus_Util = 0.261776 
Issued_on_Two_Bus_Simul_Util = 0.002385 
issued_two_Eff = 0.009110 
queue_avg = 62.793365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 844109 -   mf: uid=18527148, sid4294967295:w4294967295, part=1, addr=0xd0ac9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844013), 
Ready @ 844120 -   mf: uid=18527127, sid4294967295:w4294967295, part=1, addr=0xcb2b2500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844024), 
Ready @ 844121 -   mf: uid=18527170, sid4294967295:w4294967295, part=1, addr=0xcdec3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844025), 
Ready @ 844134 -   mf: uid=18527175, sid4294967295:w4294967295, part=1, addr=0xcdec3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844038), 
Ready @ 844145 -   mf: uid=18527195, sid4294967295:w4294967295, part=1, addr=0xcb2b2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844049), 
Ready @ 844149 -   mf: uid=18527199, sid4294967295:w4294967295, part=1, addr=0xd36c5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844053), 
Ready @ 844157 -   mf: uid=18527217, sid4294967295:w4294967295, part=1, addr=0xd36c5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844061), 
Ready @ 844162 -   mf: uid=18527222, sid4294967295:w4294967295, part=1, addr=0xd0ac7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844066), 
Ready @ 844162 -   mf: uid=18527241, sid4294967295:w4294967295, part=1, addr=0xd0acb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844066), 
Ready @ 844177 -   mf: uid=18527245, sid4294967295:w4294967295, part=1, addr=0xd0acb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844081), 
Ready @ 844178 -   mf: uid=18527266, sid4294967295:w4294967295, part=1, addr=0xd0ac7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844178 -   mf: uid=18527282, sid4294967295:w4294967295, part=1, addr=0xcdec1900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844182 -   mf: uid=18527290, sid4294967295:w4294967295, part=1, addr=0xd0ac8980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844086), 
Ready @ 844190 -   mf: uid=18527288, sid4294967295:w4294967295, part=1, addr=0xd0ac8900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844094), 
Ready @ 844196 -   mf: uid=18527300, sid4294967295:w4294967295, part=1, addr=0xd0acc580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844100), 
Ready @ 844204 -   mf: uid=18527313, sid4294967295:w4294967295, part=1, addr=0xd0ace900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844108), 
Ready @ 844209 -   mf: uid=18527319, sid4294967295:w4294967295, part=1, addr=0xcb2b7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844113), 
Ready @ 844218 -   mf: uid=18527333, sid4294967295:w4294967295, part=1, addr=0xd0acc500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844122), 
Ready @ 844223 -   mf: uid=18527338, sid4294967295:w4294967295, part=1, addr=0xcb2b8580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844127), 
Ready @ 844233 -   mf: uid=18527375, sid4294967295:w4294967295, part=1, addr=0xcb2b8500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844137), 
Ready @ 844241 -   mf: uid=18527376, sid4294967295:w4294967295, part=1, addr=0xd0ace980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844145), 
Ready @ 844252 -   mf: uid=18527389, sid4294967295:w4294967295, part=1, addr=0xd0ac7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844156), 
Ready @ 844263 -   mf: uid=18527395, sid4294967295:w4294967295, part=1, addr=0xd0ac7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844167), 
Ready @ 844264 -   mf: uid=18527426, sid4294967295:w4294967295, part=1, addr=0xcb2bfd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844168), 
Ready @ 844271 -   mf: uid=18527456, sid4294967295:w4294967295, part=1, addr=0xcb2bfd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844175), 
Ready @ 844283 -   mf: uid=18527450, sid4294967295:w4294967295, part=1, addr=0xcb2aa100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844187), 
Ready @ 844284 -   mf: uid=18527475, sid4294967295:w4294967295, part=1, addr=0xcdec1980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844188), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598128 n_act=19738 n_pre=19723 n_ref_event=0 n_req=133175 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532427 bw_util=0.9837
n_activity=2130085 dram_eff=0.9998
bk0: 0a 674816i bk1: 0a 657846i bk2: 0a 679344i bk3: 0a 653927i bk4: 0a 693755i bk5: 0a 651395i bk6: 0a 703892i bk7: 0a 673267i bk8: 0a 701712i bk9: 0a 669243i bk10: 0a 695073i bk11: 0a 657278i bk12: 0a 711572i bk13: 0a 684286i bk14: 0a 702421i bk15: 0a 673385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851710
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851710
Bank_Level_Parallism = 11.214132
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.792851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.983739 
total_CMD = 2164912 
util_bw = 2129706 
Wasted_Col = 283 
Wasted_Row = 53 
Idle = 34870 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 136 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 331 
rwq = 0 
CCDLc_limit_alone = 331 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532427 
n_act = 19738 
n_pre = 19723 
n_ref = 0 
n_req = 133175 
total_req = 532427 

Dual Bus Interface Util: 
issued_total_row = 39461 
issued_total_col = 532427 
Row_Bus_Util =  0.018228 
CoL_Bus_Util = 0.245935 
Either_Row_CoL_Bus_Util = 0.261805 
Issued_on_Two_Bus_Simul_Util = 0.002358 
issued_two_Eff = 0.009005 
queue_avg = 62.793301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 844133 -   mf: uid=18527145, sid4294967295:w4294967295, part=2, addr=0xd0acba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844037), 
Ready @ 844150 -   mf: uid=18527220, sid4294967295:w4294967295, part=2, addr=0xd0ac0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844054), 
Ready @ 844158 -   mf: uid=18527213, sid4294967295:w4294967295, part=2, addr=0xd0ac7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844062), 
Ready @ 844163 -   mf: uid=18527225, sid4294967295:w4294967295, part=2, addr=0xd0acde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844067), 
Ready @ 844170 -   mf: uid=18527236, sid4294967295:w4294967295, part=2, addr=0xd0acde00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844074), 
Ready @ 844171 -   mf: uid=18527246, sid4294967295:w4294967295, part=2, addr=0xd0acba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844175 -   mf: uid=18527270, sid4294967295:w4294967295, part=2, addr=0xd36c5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844079), 
Ready @ 844183 -   mf: uid=18527277, sid4294967295:w4294967295, part=2, addr=0xd0ac7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844087), 
Ready @ 844183 -   mf: uid=18527298, sid4294967295:w4294967295, part=2, addr=0xd0acc600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844087), 
Ready @ 844187 -   mf: uid=18527302, sid4294967295:w4294967295, part=2, addr=0xcdec3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844091), 
Ready @ 844195 -   mf: uid=18527309, sid4294967295:w4294967295, part=2, addr=0xd36e0e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844099), 
Ready @ 844196 -   mf: uid=18527320, sid4294967295:w4294967295, part=2, addr=0xcdec1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844100), 
Ready @ 844196 -   mf: uid=18527339, sid4294967295:w4294967295, part=2, addr=0xd0ac8a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844100), 
Ready @ 844206 -   mf: uid=18527348, sid4294967295:w4294967295, part=2, addr=0xd0acc680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844110), 
Ready @ 844231 -   mf: uid=18527370, sid4294967295:w4294967295, part=2, addr=0xcdec1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844135), 
Ready @ 844233 -   mf: uid=18527371, sid4294967295:w4294967295, part=2, addr=0xd36e0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844137), 
Ready @ 844245 -   mf: uid=18527385, sid4294967295:w4294967295, part=2, addr=0xd0acf600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844149), 
Ready @ 844246 -   mf: uid=18527398, sid4294967295:w4294967295, part=2, addr=0xd0ac8a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844150), 
Ready @ 844256 -   mf: uid=18527406, sid4294967295:w4294967295, part=2, addr=0xcb2b8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844258 -   mf: uid=18527417, sid4294967295:w4294967295, part=2, addr=0xd0acf680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844162), 
Ready @ 844269 -   mf: uid=18527415, sid4294967295:w4294967295, part=2, addr=0xd0ac7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844173), 
Ready @ 844270 -   mf: uid=18527427, sid4294967295:w4294967295, part=2, addr=0xcb2b8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844174), 
Ready @ 844281 -   mf: uid=18527470, sid4294967295:w4294967295, part=2, addr=0xcb2bfe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
Ready @ 844283 -   mf: uid=18527447, sid4294967295:w4294967295, part=2, addr=0xd0ac7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844187), 
Ready @ 844287 -   mf: uid=18527504, sid4294967295:w4294967295, part=2, addr=0xcb2aa200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844191), 
Ready @ 844289 -   mf: uid=18527476, sid4294967295:w4294967295, part=2, addr=0xcdec3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844193), 
Ready @ 844289 -   mf: uid=18527514, sid4294967295:w4294967295, part=2, addr=0xd36c2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844193), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598224 n_act=19736 n_pre=19720 n_ref_event=0 n_req=133175 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532410 bw_util=0.9837
n_activity=2130059 dram_eff=0.9998
bk0: 0a 677081i bk1: 0a 650770i bk2: 0a 689491i bk3: 0a 655378i bk4: 0a 683775i bk5: 0a 651079i bk6: 0a 711396i bk7: 0a 678764i bk8: 0a 697547i bk9: 0a 663159i bk10: 0a 704696i bk11: 0a 677379i bk12: 0a 716719i bk13: 0a 687368i bk14: 0a 698829i bk15: 0a 663079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851725
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851725
Bank_Level_Parallism = 11.202824
Bank_Level_Parallism_Col = 10.724338
Bank_Level_Parallism_Ready = 7.786348
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.993339 

BW Util details:
bwutil = 0.983707 
total_CMD = 2164912 
util_bw = 2129640 
Wasted_Col = 267 
Wasted_Row = 46 
Idle = 34959 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 120 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 307 
rwq = 0 
CCDLc_limit_alone = 307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598224 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532410 
n_act = 19736 
n_pre = 19720 
n_ref = 0 
n_req = 133175 
total_req = 532410 

Dual Bus Interface Util: 
issued_total_row = 39456 
issued_total_col = 532410 
Row_Bus_Util =  0.018225 
CoL_Bus_Util = 0.245927 
Either_Row_CoL_Bus_Util = 0.261760 
Issued_on_Two_Bus_Simul_Util = 0.002392 
issued_two_Eff = 0.009137 
queue_avg = 62.797203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 54): 
Ready @ 843966 -   mf: uid=18526841, sid4294967295:w4294967295, part=3, addr=0xd0ac9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843870), 
Ready @ 843966 -   mf: uid=18526843, sid4294967295:w4294967295, part=3, addr=0xd0ac1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843870), 
Ready @ 843967 -   mf: uid=18526867, sid4294967295:w4294967295, part=3, addr=0xcb2b2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843871), 
Ready @ 843980 -   mf: uid=18526857, sid4294967295:w4294967295, part=3, addr=0xcb2b2780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843884), 
Ready @ 843992 -   mf: uid=18526881, sid4294967295:w4294967295, part=3, addr=0xd0acdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843896), 
Ready @ 843999 -   mf: uid=18526868, sid4294967295:w4294967295, part=3, addr=0xd36c5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843903), 
Ready @ 844007 -   mf: uid=18526891, sid4294967295:w4294967295, part=3, addr=0xd0acbb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843911), 
Ready @ 844021 -   mf: uid=18526887, sid4294967295:w4294967295, part=3, addr=0xd0acdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843925), 
Ready @ 844031 -   mf: uid=18526899, sid4294967295:w4294967295, part=3, addr=0xcdec3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843935), 
Ready @ 844033 -   mf: uid=18526932, sid4294967295:w4294967295, part=3, addr=0xd0acbb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843937), 
Ready @ 844033 -   mf: uid=18526937, sid4294967295:w4294967295, part=3, addr=0xd0acc700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843937), 
Ready @ 844034 -   mf: uid=18526951, sid4294967295:w4294967295, part=3, addr=0xd36c5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843938), 
Ready @ 844034 -   mf: uid=18526950, sid4294967295:w4294967295, part=3, addr=0xd36c5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843938), 
Ready @ 844035 -   mf: uid=18526991, sid4294967295:w4294967295, part=3, addr=0xd0acc780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843939), 
Ready @ 844035 -   mf: uid=18526990, sid4294967295:w4294967295, part=3, addr=0xd36c5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843939), 
Ready @ 844035 -   mf: uid=18527004, sid4294967295:w4294967295, part=3, addr=0xd0ac8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843939), 
Ready @ 844056 -   mf: uid=18527037, sid4294967295:w4294967295, part=3, addr=0xd0acf700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843960), 
Ready @ 844064 -   mf: uid=18527041, sid4294967295:w4294967295, part=3, addr=0xcdec4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843968), 
Ready @ 844069 -   mf: uid=18527048, sid4294967295:w4294967295, part=3, addr=0xcdec3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843973), 
Ready @ 844077 -   mf: uid=18527065, sid4294967295:w4294967295, part=3, addr=0xcdec3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843981), 
Ready @ 844081 -   mf: uid=18527080, sid4294967295:w4294967295, part=3, addr=0xd0ac8b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843985), 
Ready @ 844088 -   mf: uid=18527104, sid4294967295:w4294967295, part=3, addr=0xd0acf780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843992), 
Ready @ 844088 -   mf: uid=18527118, sid4294967295:w4294967295, part=3, addr=0xcdec1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843992), 
Ready @ 844088 -   mf: uid=18527143, sid4294967295:w4294967295, part=3, addr=0xcb2b8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843992), 
Ready @ 844097 -   mf: uid=18527162, sid4294967295:w4294967295, part=3, addr=0xd36e0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844001), 
Ready @ 844100 -   mf: uid=18527183, sid4294967295:w4294967295, part=3, addr=0xd36e0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844004), 
Ready @ 844105 -   mf: uid=18527187, sid4294967295:w4294967295, part=3, addr=0xcdec4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844009), 
Ready @ 844114 -   mf: uid=18527192, sid4294967295:w4294967295, part=3, addr=0xd0ac7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844018), 
Ready @ 844130 -   mf: uid=18527212, sid4294967295:w4294967295, part=3, addr=0xcb2b8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844034), 
Ready @ 844131 -   mf: uid=18527207, sid4294967295:w4294967295, part=3, addr=0xd0ac7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844035), 
Ready @ 844136 -   mf: uid=18527243, sid4294967295:w4294967295, part=3, addr=0xd0ac7300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844040), 
Ready @ 844144 -   mf: uid=18527271, sid4294967295:w4294967295, part=3, addr=0xcdec3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844048), 
Ready @ 844148 -   mf: uid=18527264, sid4294967295:w4294967295, part=3, addr=0xd0ac7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844052), 
Ready @ 844161 -   mf: uid=18527279, sid4294967295:w4294967295, part=3, addr=0xcb2bff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844169 -   mf: uid=18527299, sid4294967295:w4294967295, part=3, addr=0xcb2bff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844073), 
Ready @ 844186 -   mf: uid=18527303, sid4294967295:w4294967295, part=3, addr=0xcdec1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844090), 
Ready @ 844194 -   mf: uid=18527322, sid4294967295:w4294967295, part=3, addr=0xcb2aa300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844098), 
Ready @ 844194 -   mf: uid=18527323, sid4294967295:w4294967295, part=3, addr=0xd36c2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844098), 
Ready @ 844208 -   mf: uid=18527330, sid4294967295:w4294967295, part=3, addr=0xd36c2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844112), 
Ready @ 844212 -   mf: uid=18527328, sid4294967295:w4294967295, part=3, addr=0xcb2b7b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844116), 
Ready @ 844220 -   mf: uid=18527340, sid4294967295:w4294967295, part=3, addr=0xcded5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844124), 
Ready @ 844221 -   mf: uid=18527334, sid4294967295:w4294967295, part=3, addr=0xcded5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844125), 
Ready @ 844225 -   mf: uid=18527352, sid4294967295:w4294967295, part=3, addr=0xd36c2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844129), 
Ready @ 844233 -   mf: uid=18527354, sid4294967295:w4294967295, part=3, addr=0xd36c2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844137), 
Ready @ 844240 -   mf: uid=18527503, sid4294967295:w4294967295, part=3, addr=0xcb2b7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844144), 
Ready @ 844242 -   mf: uid=18527372, sid4294967295:w4294967295, part=3, addr=0xcb2c0b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844146), 
Ready @ 844253 -   mf: uid=18527515, sid4294967295:w4294967295, part=3, addr=0xcb2c0b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844253 -   mf: uid=18527400, sid4294967295:w4294967295, part=3, addr=0xcb2b9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844256 -   mf: uid=18527546, sid4294967295:w4294967295, part=3, addr=0xcb2c1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844273 -   mf: uid=18527418, sid4294967295:w4294967295, part=3, addr=0xcb2aa380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844177), 
Ready @ 844274 -   mf: uid=18527564, sid4294967295:w4294967295, part=3, addr=0xcb2b6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844178), 
Ready @ 844276 -   mf: uid=18527444, sid4294967295:w4294967295, part=3, addr=0xcb2c1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844180), 
Ready @ 844281 -   mf: uid=18527583, sid4294967295:w4294967295, part=3, addr=0xcb2b9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
Ready @ 844289 -   mf: uid=18527483, sid4294967295:w4294967295, part=3, addr=0xd36c4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844193), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598476 n_act=19581 n_pre=19565 n_ref_event=0 n_req=133166 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532383 bw_util=0.9837
n_activity=2130031 dram_eff=0.9998
bk0: 0a 674889i bk1: 0a 652191i bk2: 0a 678330i bk3: 0a 647425i bk4: 0a 693729i bk5: 0a 663234i bk6: 0a 715706i bk7: 0a 679274i bk8: 0a 700178i bk9: 0a 668661i bk10: 0a 714243i bk11: 0a 677821i bk12: 0a 720939i bk13: 0a 682615i bk14: 0a 699286i bk15: 0a 673862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852887
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.852887
Bank_Level_Parallism = 11.187453
Bank_Level_Parallism_Col = 10.707649
Bank_Level_Parallism_Ready = 7.774871
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.992598 

BW Util details:
bwutil = 0.983658 
total_CMD = 2164912 
util_bw = 2129532 
Wasted_Col = 296 
Wasted_Row = 24 
Idle = 35060 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 144 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598476 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532383 
n_act = 19581 
n_pre = 19565 
n_ref = 0 
n_req = 133166 
total_req = 532383 

Dual Bus Interface Util: 
issued_total_row = 39146 
issued_total_col = 532383 
Row_Bus_Util =  0.018082 
CoL_Bus_Util = 0.245914 
Either_Row_CoL_Bus_Util = 0.261644 
Issued_on_Two_Bus_Simul_Util = 0.002353 
issued_two_Eff = 0.008991 
queue_avg = 62.796707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 35): 
Ready @ 844053 -   mf: uid=18527018, sid4294967295:w4294967295, part=4, addr=0xd36c6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843957), 
Ready @ 844054 -   mf: uid=18527034, sid4294967295:w4294967295, part=4, addr=0xd36c7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843958), 
Ready @ 844058 -   mf: uid=18527039, sid4294967295:w4294967295, part=4, addr=0xd36e0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843962), 
Ready @ 844070 -   mf: uid=18527056, sid4294967295:w4294967295, part=4, addr=0xd0acec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843974), 
Ready @ 844070 -   mf: uid=18527052, sid4294967295:w4294967295, part=4, addr=0xcb2ac880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843974), 
Ready @ 844071 -   mf: uid=18527063, sid4294967295:w4294967295, part=4, addr=0xd0ac9800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843975), 
Ready @ 844093 -   mf: uid=18527061, sid4294967295:w4294967295, part=4, addr=0xd36be880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843997), 
Ready @ 844095 -   mf: uid=18527086, sid4294967295:w4294967295, part=4, addr=0xd36c6000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843999), 
Ready @ 844100 -   mf: uid=18527077, sid4294967295:w4294967295, part=4, addr=0xd0acbc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844004), 
Ready @ 844108 -   mf: uid=18527094, sid4294967295:w4294967295, part=4, addr=0xd36be800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844012), 
Ready @ 844112 -   mf: uid=18527101, sid4294967295:w4294967295, part=4, addr=0xd36c5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844016), 
Ready @ 844113 -   mf: uid=18527123, sid4294967295:w4294967295, part=4, addr=0xd0acbc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844017), 
Ready @ 844117 -   mf: uid=18527157, sid4294967295:w4294967295, part=4, addr=0xd0ace080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844021), 
Ready @ 844125 -   mf: uid=18527166, sid4294967295:w4294967295, part=4, addr=0xd0ace000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844029), 
Ready @ 844129 -   mf: uid=18527167, sid4294967295:w4294967295, part=4, addr=0xd0acc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844033), 
Ready @ 844145 -   mf: uid=18527184, sid4294967295:w4294967295, part=4, addr=0xd36c5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844049), 
Ready @ 844164 -   mf: uid=18527214, sid4294967295:w4294967295, part=4, addr=0xcb2b8880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844068), 
Ready @ 844165 -   mf: uid=18527226, sid4294967295:w4294967295, part=4, addr=0xcdec4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844069), 
Ready @ 844176 -   mf: uid=18527239, sid4294967295:w4294967295, part=4, addr=0xcdec3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844080), 
Ready @ 844177 -   mf: uid=18527258, sid4294967295:w4294967295, part=4, addr=0xd0acc800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844081), 
Ready @ 844177 -   mf: uid=18527283, sid4294967295:w4294967295, part=4, addr=0xd36e1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844081), 
Ready @ 844178 -   mf: uid=18527291, sid4294967295:w4294967295, part=4, addr=0xcdec3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844190 -   mf: uid=18527289, sid4294967295:w4294967295, part=4, addr=0xd0acf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844094), 
Ready @ 844191 -   mf: uid=18527310, sid4294967295:w4294967295, part=4, addr=0xd0acf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844095), 
Ready @ 844201 -   mf: uid=18527315, sid4294967295:w4294967295, part=4, addr=0xd0ac8c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844105), 
Ready @ 844203 -   mf: uid=18527335, sid4294967295:w4294967295, part=4, addr=0xd0ac7400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844107), 
Ready @ 844214 -   mf: uid=18527342, sid4294967295:w4294967295, part=4, addr=0xcdec4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844118), 
Ready @ 844215 -   mf: uid=18527380, sid4294967295:w4294967295, part=4, addr=0xcb2b8800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844119), 
Ready @ 844221 -   mf: uid=18527379, sid4294967295:w4294967295, part=4, addr=0xd0ac8080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844125), 
Ready @ 844232 -   mf: uid=18527396, sid4294967295:w4294967295, part=4, addr=0xd36e1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844136), 
Ready @ 844243 -   mf: uid=18527399, sid4294967295:w4294967295, part=4, addr=0xd0ac7480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844147), 
Ready @ 844256 -   mf: uid=18527410, sid4294967295:w4294967295, part=4, addr=0xd0ac8000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844267 -   mf: uid=18527445, sid4294967295:w4294967295, part=4, addr=0xcb2c0080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844171), 
Ready @ 844279 -   mf: uid=18527437, sid4294967295:w4294967295, part=4, addr=0xcb2c0000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844183), 
Ready @ 844281 -   mf: uid=18527479, sid4294967295:w4294967295, part=4, addr=0xcb2abc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598122 n_act=19730 n_pre=19714 n_ref_event=0 n_req=133165 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532391 bw_util=0.9837
n_activity=2130211 dram_eff=0.9997
bk0: 0a 679085i bk1: 0a 657104i bk2: 0a 683497i bk3: 0a 670242i bk4: 0a 692306i bk5: 0a 671906i bk6: 0a 717680i bk7: 0a 688945i bk8: 0a 720973i bk9: 0a 683380i bk10: 0a 704812i bk11: 0a 681710i bk12: 0a 733084i bk13: 0a 692414i bk14: 0a 715262i bk15: 0a 673265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851767
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851767
Bank_Level_Parallism = 11.130003
Bank_Level_Parallism_Col = 10.650584
Bank_Level_Parallism_Ready = 7.727555
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.990892 

BW Util details:
bwutil = 0.983672 
total_CMD = 2164912 
util_bw = 2129561 
Wasted_Col = 343 
Wasted_Row = 71 
Idle = 34937 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 153 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 344 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598122 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532391 
n_act = 19730 
n_pre = 19714 
n_ref = 0 
n_req = 133165 
total_req = 532391 

Dual Bus Interface Util: 
issued_total_row = 39444 
issued_total_col = 532391 
Row_Bus_Util =  0.018220 
CoL_Bus_Util = 0.245918 
Either_Row_CoL_Bus_Util = 0.261807 
Issued_on_Two_Bus_Simul_Util = 0.002330 
issued_two_Eff = 0.008901 
queue_avg = 62.794388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 844104 -   mf: uid=18527112, sid4294967295:w4294967295, part=5, addr=0xd36c7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844008), 
Ready @ 844117 -   mf: uid=18527134, sid4294967295:w4294967295, part=5, addr=0xd36c6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844021), 
Ready @ 844122 -   mf: uid=18527138, sid4294967295:w4294967295, part=5, addr=0xd36c6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844026), 
Ready @ 844125 -   mf: uid=18527141, sid4294967295:w4294967295, part=5, addr=0xcb2ac980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844029), 
Ready @ 844125 -   mf: uid=18527163, sid4294967295:w4294967295, part=5, addr=0xd36c6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844029), 
Ready @ 844134 -   mf: uid=18527168, sid4294967295:w4294967295, part=5, addr=0xd0acbd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844038), 
Ready @ 844148 -   mf: uid=18527182, sid4294967295:w4294967295, part=5, addr=0xcb2ac900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844052), 
Ready @ 844159 -   mf: uid=18527181, sid4294967295:w4294967295, part=5, addr=0xd0ac8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844159 -   mf: uid=18527193, sid4294967295:w4294967295, part=5, addr=0xd36c5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844161 -   mf: uid=18527206, sid4294967295:w4294967295, part=5, addr=0xd36c5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844171 -   mf: uid=18527229, sid4294967295:w4294967295, part=5, addr=0xd0acbd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844173 -   mf: uid=18527237, sid4294967295:w4294967295, part=5, addr=0xd0ace180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844077), 
Ready @ 844178 -   mf: uid=18527276, sid4294967295:w4294967295, part=5, addr=0xd0ac8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844178 -   mf: uid=18527278, sid4294967295:w4294967295, part=5, addr=0xd0acc980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844184 -   mf: uid=18527307, sid4294967295:w4294967295, part=5, addr=0xd0acc900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844088), 
Ready @ 844195 -   mf: uid=18527321, sid4294967295:w4294967295, part=5, addr=0xd0acf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844099), 
Ready @ 844196 -   mf: uid=18527329, sid4294967295:w4294967295, part=5, addr=0xcdec3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844100), 
Ready @ 844207 -   mf: uid=18527332, sid4294967295:w4294967295, part=5, addr=0xcdec2980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844111), 
Ready @ 844232 -   mf: uid=18527360, sid4294967295:w4294967295, part=5, addr=0xd0acf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844136), 
Ready @ 844234 -   mf: uid=18527383, sid4294967295:w4294967295, part=5, addr=0xd36e1180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844138), 
Ready @ 844245 -   mf: uid=18527387, sid4294967295:w4294967295, part=5, addr=0xd36e1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844149), 
Ready @ 844246 -   mf: uid=18527407, sid4294967295:w4294967295, part=5, addr=0xd0ac8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844150), 
Ready @ 844247 -   mf: uid=18527419, sid4294967295:w4294967295, part=5, addr=0xd0ace100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844151), 
Ready @ 844257 -   mf: uid=18527441, sid4294967295:w4294967295, part=5, addr=0xd0ac7580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844161), 
Ready @ 844268 -   mf: uid=18527435, sid4294967295:w4294967295, part=5, addr=0xcdec2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844172), 
Ready @ 844276 -   mf: uid=18527462, sid4294967295:w4294967295, part=5, addr=0xcb2c0180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844180), 
Ready @ 844281 -   mf: uid=18527448, sid4294967295:w4294967295, part=5, addr=0xd0ac8100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1597861 n_act=19824 n_pre=19808 n_ref_event=0 n_req=133167 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532392 bw_util=0.9837
n_activity=2130161 dram_eff=0.9997
bk0: 0a 677272i bk1: 0a 660936i bk2: 0a 687033i bk3: 0a 664616i bk4: 0a 706092i bk5: 0a 679723i bk6: 0a 714294i bk7: 0a 687802i bk8: 0a 720488i bk9: 0a 689417i bk10: 0a 714504i bk11: 0a 696673i bk12: 0a 722791i bk13: 0a 697773i bk14: 0a 723643i bk15: 0a 686339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851063
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851063
Bank_Level_Parallism = 11.100247
Bank_Level_Parallism_Col = 10.622603
Bank_Level_Parallism_Ready = 7.706291
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991967 

BW Util details:
bwutil = 0.983674 
total_CMD = 2164912 
util_bw = 2129565 
Wasted_Col = 308 
Wasted_Row = 53 
Idle = 34986 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 174 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1597861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532392 
n_act = 19824 
n_pre = 19808 
n_ref = 0 
n_req = 133167 
total_req = 532392 

Dual Bus Interface Util: 
issued_total_row = 39632 
issued_total_col = 532392 
Row_Bus_Util =  0.018307 
CoL_Bus_Util = 0.245919 
Either_Row_CoL_Bus_Util = 0.261928 
Issued_on_Two_Bus_Simul_Util = 0.002297 
issued_two_Eff = 0.008770 
queue_avg = 62.796440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7964
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 844117 -   mf: uid=18527159, sid4294967295:w4294967295, part=6, addr=0xd36c7a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844021), 
Ready @ 844123 -   mf: uid=18527154, sid4294967295:w4294967295, part=6, addr=0xd0acbe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844027), 
Ready @ 844124 -   mf: uid=18527177, sid4294967295:w4294967295, part=6, addr=0xd36c6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844028), 
Ready @ 844125 -   mf: uid=18527173, sid4294967295:w4294967295, part=6, addr=0xd36c5600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844029), 
Ready @ 844126 -   mf: uid=18527188, sid4294967295:w4294967295, part=6, addr=0xd0acbe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844030), 
Ready @ 844127 -   mf: uid=18527232, sid4294967295:w4294967295, part=6, addr=0xd0acca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844031), 
Ready @ 844142 -   mf: uid=18527205, sid4294967295:w4294967295, part=6, addr=0xd36c6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844046), 
Ready @ 844143 -   mf: uid=18527244, sid4294967295:w4294967295, part=6, addr=0xd0ac8e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844047), 
Ready @ 844150 -   mf: uid=18527233, sid4294967295:w4294967295, part=6, addr=0xcdec3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844054), 
Ready @ 844162 -   mf: uid=18527252, sid4294967295:w4294967295, part=6, addr=0xcdec3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844066), 
Ready @ 844167 -   mf: uid=18527260, sid4294967295:w4294967295, part=6, addr=0xd36c5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844071), 
Ready @ 844181 -   mf: uid=18527259, sid4294967295:w4294967295, part=6, addr=0xcdec2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844085), 
Ready @ 844193 -   mf: uid=18527273, sid4294967295:w4294967295, part=6, addr=0xd0ac8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844097), 
Ready @ 844194 -   mf: uid=18527272, sid4294967295:w4294967295, part=6, addr=0xd36e1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844098), 
Ready @ 844206 -   mf: uid=18527280, sid4294967295:w4294967295, part=6, addr=0xd0acca80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844110), 
Ready @ 844217 -   mf: uid=18527297, sid4294967295:w4294967295, part=6, addr=0xd0ac8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844121), 
Ready @ 844218 -   mf: uid=18527314, sid4294967295:w4294967295, part=6, addr=0xd36e1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844122), 
Ready @ 844229 -   mf: uid=18527337, sid4294967295:w4294967295, part=6, addr=0xd0ac7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844133), 
Ready @ 844231 -   mf: uid=18527349, sid4294967295:w4294967295, part=6, addr=0xcdec2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844135), 
Ready @ 844231 -   mf: uid=18527373, sid4294967295:w4294967295, part=6, addr=0xd36e0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844135), 
Ready @ 844242 -   mf: uid=18527364, sid4294967295:w4294967295, part=6, addr=0xd0ac8280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844146), 
Ready @ 844253 -   mf: uid=18527390, sid4294967295:w4294967295, part=6, addr=0xd0ac9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844253 -   mf: uid=18527381, sid4294967295:w4294967295, part=6, addr=0xd0ac7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844259 -   mf: uid=18527408, sid4294967295:w4294967295, part=6, addr=0xcb2c0200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844163), 
Ready @ 844270 -   mf: uid=18527421, sid4294967295:w4294967295, part=6, addr=0xd0ac9a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844174), 
Ready @ 844284 -   mf: uid=18527413, sid4294967295:w4294967295, part=6, addr=0xd36c3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844188), 
Ready @ 844285 -   mf: uid=18527430, sid4294967295:w4294967295, part=6, addr=0xd36c3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844189), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598317 n_act=19687 n_pre=19672 n_ref_event=0 n_req=133171 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532413 bw_util=0.9837
n_activity=2130120 dram_eff=0.9998
bk0: 0a 680548i bk1: 0a 649216i bk2: 0a 682201i bk3: 0a 663099i bk4: 0a 694628i bk5: 0a 671949i bk6: 0a 712402i bk7: 0a 684078i bk8: 0a 719843i bk9: 0a 685119i bk10: 0a 693142i bk11: 0a 671870i bk12: 0a 722551i bk13: 0a 692203i bk14: 0a 703499i bk15: 0a 671046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852089
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.852089
Bank_Level_Parallism = 11.159983
Bank_Level_Parallism_Col = 10.685161
Bank_Level_Parallism_Ready = 7.749059
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991480 

BW Util details:
bwutil = 0.983713 
total_CMD = 2164912 
util_bw = 2129649 
Wasted_Col = 254 
Wasted_Row = 56 
Idle = 34953 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 118 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 268 
rwq = 0 
CCDLc_limit_alone = 268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598317 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532413 
n_act = 19687 
n_pre = 19672 
n_ref = 0 
n_req = 133171 
total_req = 532413 

Dual Bus Interface Util: 
issued_total_row = 39359 
issued_total_col = 532413 
Row_Bus_Util =  0.018180 
CoL_Bus_Util = 0.245928 
Either_Row_CoL_Bus_Util = 0.261717 
Issued_on_Two_Bus_Simul_Util = 0.002391 
issued_two_Eff = 0.009137 
queue_avg = 62.795219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 844097 -   mf: uid=18527125, sid4294967295:w4294967295, part=7, addr=0xd36c5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844001), 
Ready @ 844109 -   mf: uid=18527132, sid4294967295:w4294967295, part=7, addr=0xcb2acb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844013), 
Ready @ 844109 -   mf: uid=18527146, sid4294967295:w4294967295, part=7, addr=0xcb2acb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844013), 
Ready @ 844111 -   mf: uid=18527155, sid4294967295:w4294967295, part=7, addr=0xd36c5700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844015), 
Ready @ 844136 -   mf: uid=18527178, sid4294967295:w4294967295, part=7, addr=0xd0ac8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844040), 
Ready @ 844143 -   mf: uid=18527194, sid4294967295:w4294967295, part=7, addr=0xd0accb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844047), 
Ready @ 844156 -   mf: uid=18527196, sid4294967295:w4294967295, part=7, addr=0xd0accb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844060), 
Ready @ 844161 -   mf: uid=18527218, sid4294967295:w4294967295, part=7, addr=0xd0ac8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844161 -   mf: uid=18527227, sid4294967295:w4294967295, part=7, addr=0xcdec2b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844168 -   mf: uid=18527248, sid4294967295:w4294967295, part=7, addr=0xcdec3700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844072), 
Ready @ 844169 -   mf: uid=18527261, sid4294967295:w4294967295, part=7, addr=0xcdec3780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844073), 
Ready @ 844181 -   mf: uid=18527284, sid4294967295:w4294967295, part=7, addr=0xd36e1300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844085), 
Ready @ 844186 -   mf: uid=18527296, sid4294967295:w4294967295, part=7, addr=0xd36e1380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844090), 
Ready @ 844193 -   mf: uid=18527304, sid4294967295:w4294967295, part=7, addr=0xd0ac7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844097), 
Ready @ 844198 -   mf: uid=18527308, sid4294967295:w4294967295, part=7, addr=0xd0ac7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844102), 
Ready @ 844209 -   mf: uid=18527336, sid4294967295:w4294967295, part=7, addr=0xd0ac9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844113), 
Ready @ 844210 -   mf: uid=18527343, sid4294967295:w4294967295, part=7, addr=0xd0ac9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844114), 
Ready @ 844211 -   mf: uid=18527347, sid4294967295:w4294967295, part=7, addr=0xcdec2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844115), 
Ready @ 844212 -   mf: uid=18527361, sid4294967295:w4294967295, part=7, addr=0xd36c3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844116), 
Ready @ 844212 -   mf: uid=18527358, sid4294967295:w4294967295, part=7, addr=0xcb2c0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844116), 
Ready @ 844225 -   mf: uid=18527374, sid4294967295:w4294967295, part=7, addr=0xcb2c0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844129), 
Ready @ 844226 -   mf: uid=18527377, sid4294967295:w4294967295, part=7, addr=0xd36c3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844130), 
Ready @ 844226 -   mf: uid=18527384, sid4294967295:w4294967295, part=7, addr=0xd0ac8380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844130), 
Ready @ 844237 -   mf: uid=18527393, sid4294967295:w4294967295, part=7, addr=0xd0ac8300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844141), 
Ready @ 844239 -   mf: uid=18527402, sid4294967295:w4294967295, part=7, addr=0xcb2c0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844143), 
Ready @ 844249 -   mf: uid=18527422, sid4294967295:w4294967295, part=7, addr=0xcb2abf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844153), 
Ready @ 844251 -   mf: uid=18527420, sid4294967295:w4294967295, part=7, addr=0xcdec4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844155), 
Ready @ 844274 -   mf: uid=18527438, sid4294967295:w4294967295, part=7, addr=0xcdec4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844178), 
Ready @ 844285 -   mf: uid=18527439, sid4294967295:w4294967295, part=7, addr=0xcb2abf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844189), 
Ready @ 844287 -   mf: uid=18527465, sid4294967295:w4294967295, part=7, addr=0xd36c2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844191), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598284 n_act=19699 n_pre=19683 n_ref_event=0 n_req=133176 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532424 bw_util=0.9837
n_activity=2130078 dram_eff=0.9998
bk0: 0a 672408i bk1: 0a 645928i bk2: 0a 690491i bk3: 0a 667051i bk4: 0a 697931i bk5: 0a 663030i bk6: 0a 714377i bk7: 0a 697164i bk8: 0a 720694i bk9: 0a 686643i bk10: 0a 711496i bk11: 0a 680394i bk12: 0a 718072i bk13: 0a 684261i bk14: 0a 704509i bk15: 0a 673843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852012
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.852012
Bank_Level_Parallism = 11.147396
Bank_Level_Parallism_Col = 10.667587
Bank_Level_Parallism_Ready = 7.742106
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.993082 

BW Util details:
bwutil = 0.983733 
total_CMD = 2164912 
util_bw = 2129693 
Wasted_Col = 236 
Wasted_Row = 7 
Idle = 34976 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598284 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532424 
n_act = 19699 
n_pre = 19683 
n_ref = 0 
n_req = 133176 
total_req = 532424 

Dual Bus Interface Util: 
issued_total_row = 39382 
issued_total_col = 532424 
Row_Bus_Util =  0.018191 
CoL_Bus_Util = 0.245933 
Either_Row_CoL_Bus_Util = 0.261733 
Issued_on_Two_Bus_Simul_Util = 0.002392 
issued_two_Eff = 0.009138 
queue_avg = 62.792782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7928
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 57): 
Ready @ 843939 -   mf: uid=18526822, sid4294967295:w4294967295, part=8, addr=0xd0ace480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843843), 
Ready @ 843952 -   mf: uid=18526842, sid4294967295:w4294967295, part=8, addr=0xcdec1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843856), 
Ready @ 843966 -   mf: uid=18526838, sid4294967295:w4294967295, part=8, addr=0xd0acd880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843870), 
Ready @ 843967 -   mf: uid=18526848, sid4294967295:w4294967295, part=8, addr=0xcb2b2000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843871), 
Ready @ 843968 -   mf: uid=18526853, sid4294967295:w4294967295, part=8, addr=0xd36c7c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843872), 
Ready @ 843980 -   mf: uid=18526875, sid4294967295:w4294967295, part=8, addr=0xd36c6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843884), 
Ready @ 843991 -   mf: uid=18526897, sid4294967295:w4294967295, part=8, addr=0xcdec1480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843895), 
Ready @ 843991 -   mf: uid=18526888, sid4294967295:w4294967295, part=8, addr=0xd36c7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843895), 
Ready @ 843992 -   mf: uid=18526918, sid4294967295:w4294967295, part=8, addr=0xcb2b2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843896), 
Ready @ 843993 -   mf: uid=18526940, sid4294967295:w4294967295, part=8, addr=0xcdec2000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843897), 
Ready @ 844013 -   mf: uid=18526946, sid4294967295:w4294967295, part=8, addr=0xd36c7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843917), 
Ready @ 844014 -   mf: uid=18526972, sid4294967295:w4294967295, part=8, addr=0xd0acc000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843918), 
Ready @ 844025 -   mf: uid=18527006, sid4294967295:w4294967295, part=8, addr=0xd0acc080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843929), 
Ready @ 844026 -   mf: uid=18526983, sid4294967295:w4294967295, part=8, addr=0xd0ac8400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843930), 
Ready @ 844026 -   mf: uid=18527012, sid4294967295:w4294967295, part=8, addr=0xd0ac8480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843930), 
Ready @ 844027 -   mf: uid=18526996, sid4294967295:w4294967295, part=8, addr=0xd36e1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843931), 
Ready @ 844027 -   mf: uid=18527023, sid4294967295:w4294967295, part=8, addr=0xd36c6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843931), 
Ready @ 844038 -   mf: uid=18527020, sid4294967295:w4294967295, part=8, addr=0xd0ac9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843942), 
Ready @ 844052 -   mf: uid=18527031, sid4294967295:w4294967295, part=8, addr=0xcdec2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843956), 
Ready @ 844063 -   mf: uid=18527028, sid4294967295:w4294967295, part=8, addr=0xd0accc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843967), 
Ready @ 844063 -   mf: uid=18527050, sid4294967295:w4294967295, part=8, addr=0xd0ac9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843967), 
Ready @ 844064 -   mf: uid=18527049, sid4294967295:w4294967295, part=8, addr=0xcdec2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843968), 
Ready @ 844070 -   mf: uid=18527066, sid4294967295:w4294967295, part=8, addr=0xcdec5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843974), 
Ready @ 844081 -   mf: uid=18527091, sid4294967295:w4294967295, part=8, addr=0xd0ac7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843985), 
Ready @ 844092 -   mf: uid=18527092, sid4294967295:w4294967295, part=8, addr=0xd0accc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843996), 
Ready @ 844116 -   mf: uid=18527111, sid4294967295:w4294967295, part=8, addr=0xd36d5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844020), 
Ready @ 844116 -   mf: uid=18527103, sid4294967295:w4294967295, part=8, addr=0xcdec2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844020), 
Ready @ 844116 -   mf: uid=18527121, sid4294967295:w4294967295, part=8, addr=0xcdec3800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844020), 
Ready @ 844117 -   mf: uid=18527113, sid4294967295:w4294967295, part=8, addr=0xd36e1480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844021), 
Ready @ 844118 -   mf: uid=18527150, sid4294967295:w4294967295, part=8, addr=0xd0ac9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844022), 
Ready @ 844153 -   mf: uid=18527180, sid4294967295:w4294967295, part=8, addr=0xd0ac7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844057), 
Ready @ 844155 -   mf: uid=18527164, sid4294967295:w4294967295, part=8, addr=0xd36c3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844059), 
Ready @ 844155 -   mf: uid=18527208, sid4294967295:w4294967295, part=8, addr=0xd36d5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844059), 
Ready @ 844161 -   mf: uid=18527179, sid4294967295:w4294967295, part=8, addr=0xcb2c0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844169 -   mf: uid=18527219, sid4294967295:w4294967295, part=8, addr=0xcdec3880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844073), 
Ready @ 844171 -   mf: uid=18527189, sid4294967295:w4294967295, part=8, addr=0xcb2c1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844182 -   mf: uid=18527250, sid4294967295:w4294967295, part=8, addr=0xd0ac9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844086), 
Ready @ 844188 -   mf: uid=18527238, sid4294967295:w4294967295, part=8, addr=0xcdec5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844092), 
Ready @ 844188 -   mf: uid=18527256, sid4294967295:w4294967295, part=8, addr=0xcdec5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844092), 
Ready @ 844193 -   mf: uid=18527267, sid4294967295:w4294967295, part=8, addr=0xd36c2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844097), 
Ready @ 844197 -   mf: uid=18527285, sid4294967295:w4294967295, part=8, addr=0xd36c3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844101), 
Ready @ 844208 -   mf: uid=18527292, sid4294967295:w4294967295, part=8, addr=0xcb2b8000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844112), 
Ready @ 844210 -   mf: uid=18527294, sid4294967295:w4294967295, part=8, addr=0xcb2c0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844114), 
Ready @ 844214 -   mf: uid=18527311, sid4294967295:w4294967295, part=8, addr=0xcb2b8c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844118), 
Ready @ 844228 -   mf: uid=18527312, sid4294967295:w4294967295, part=8, addr=0xcb2c1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844132), 
Ready @ 844236 -   mf: uid=18527350, sid4294967295:w4294967295, part=8, addr=0xcb2b6800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844140), 
Ready @ 844241 -   mf: uid=18527331, sid4294967295:w4294967295, part=8, addr=0xcb2b6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844145), 
Ready @ 844241 -   mf: uid=18527359, sid4294967295:w4294967295, part=8, addr=0xd36c4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844145), 
Ready @ 844250 -   mf: uid=18527355, sid4294967295:w4294967295, part=8, addr=0xcb2b8c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844154), 
Ready @ 844252 -   mf: uid=18527382, sid4294967295:w4294967295, part=8, addr=0xd36c4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844156), 
Ready @ 844252 -   mf: uid=18527414, sid4294967295:w4294967295, part=8, addr=0xd36c2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844156), 
Ready @ 844253 -   mf: uid=18527401, sid4294967295:w4294967295, part=8, addr=0xd0ac4800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844275 -   mf: uid=18527425, sid4294967295:w4294967295, part=8, addr=0xcb2b8080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844179), 
Ready @ 844277 -   mf: uid=18527423, sid4294967295:w4294967295, part=8, addr=0xcb2c1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844181), 
Ready @ 844277 -   mf: uid=18527446, sid4294967295:w4294967295, part=8, addr=0xd36c4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844181), 
Ready @ 844288 -   mf: uid=18527433, sid4294967295:w4294967295, part=8, addr=0xcded7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844192), 
Ready @ 844289 -   mf: uid=18527453, sid4294967295:w4294967295, part=8, addr=0xd36c4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844193), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1597985 n_act=19712 n_pre=19696 n_ref_event=0 n_req=133172 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532403 bw_util=0.9837
n_activity=2130068 dram_eff=0.9998
bk0: 0a 674570i bk1: 0a 656521i bk2: 0a 686707i bk3: 0a 666933i bk4: 0a 689558i bk5: 0a 667787i bk6: 0a 700838i bk7: 0a 676791i bk8: 0a 695138i bk9: 0a 674089i bk10: 0a 694721i bk11: 0a 679211i bk12: 0a 706474i bk13: 0a 683667i bk14: 0a 686340i bk15: 0a 669005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851910
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851910
Bank_Level_Parallism = 11.201782
Bank_Level_Parallism_Col = 10.729553
Bank_Level_Parallism_Ready = 7.784599
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.992912 

BW Util details:
bwutil = 0.983694 
total_CMD = 2164912 
util_bw = 2129611 
Wasted_Col = 293 
Wasted_Row = 52 
Idle = 34956 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 167 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 312 
rwq = 0 
CCDLc_limit_alone = 312 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1597985 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532403 
n_act = 19712 
n_pre = 19696 
n_ref = 0 
n_req = 133172 
total_req = 532403 

Dual Bus Interface Util: 
issued_total_row = 39408 
issued_total_col = 532403 
Row_Bus_Util =  0.018203 
CoL_Bus_Util = 0.245924 
Either_Row_CoL_Bus_Util = 0.261871 
Issued_on_Two_Bus_Simul_Util = 0.002256 
issued_two_Eff = 0.008615 
queue_avg = 62.798775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7988
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 38): 
Ready @ 844062 -   mf: uid=18527126, sid4294967295:w4294967295, part=9, addr=0xd36c7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843966), 
Ready @ 844062 -   mf: uid=18526976, sid4294967295:w4294967295, part=9, addr=0xd36c5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843966), 
Ready @ 844063 -   mf: uid=18527147, sid4294967295:w4294967295, part=9, addr=0xcdec1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843967), 
Ready @ 844064 -   mf: uid=18527013, sid4294967295:w4294967295, part=9, addr=0xd0ace580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843968), 
Ready @ 844067 -   mf: uid=18527151, sid4294967295:w4294967295, part=9, addr=0xcb2b1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843971), 
Ready @ 844084 -   mf: uid=18527079, sid4294967295:w4294967295, part=9, addr=0xd36c7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843988), 
Ready @ 844086 -   mf: uid=18527160, sid4294967295:w4294967295, part=9, addr=0xd36c7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843990), 
Ready @ 844092 -   mf: uid=18527090, sid4294967295:w4294967295, part=9, addr=0xcb2b2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843996), 
Ready @ 844092 -   mf: uid=18527174, sid4294967295:w4294967295, part=9, addr=0xd0acc100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843996), 
Ready @ 844103 -   mf: uid=18527114, sid4294967295:w4294967295, part=9, addr=0xcdec1580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844007), 
Ready @ 844111 -   mf: uid=18527185, sid4294967295:w4294967295, part=9, addr=0xd0ac8500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844015), 
Ready @ 844128 -   mf: uid=18527158, sid4294967295:w4294967295, part=9, addr=0xd36c7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844032), 
Ready @ 844136 -   mf: uid=18527191, sid4294967295:w4294967295, part=9, addr=0xd0ac0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844040), 
Ready @ 844148 -   mf: uid=18527171, sid4294967295:w4294967295, part=9, addr=0xd0acc180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844052), 
Ready @ 844153 -   mf: uid=18527201, sid4294967295:w4294967295, part=9, addr=0xd0ac9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844057), 
Ready @ 844161 -   mf: uid=18527202, sid4294967295:w4294967295, part=9, addr=0xd0ac0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844065), 
Ready @ 844165 -   mf: uid=18527209, sid4294967295:w4294967295, part=9, addr=0xd0accd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844069), 
Ready @ 844173 -   mf: uid=18527223, sid4294967295:w4294967295, part=9, addr=0xd36e1580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844077), 
Ready @ 844178 -   mf: uid=18527228, sid4294967295:w4294967295, part=9, addr=0xd36e1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844178 -   mf: uid=18527234, sid4294967295:w4294967295, part=9, addr=0xd0ac8580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844082), 
Ready @ 844186 -   mf: uid=18527251, sid4294967295:w4294967295, part=9, addr=0xd36d4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844090), 
Ready @ 844190 -   mf: uid=18527257, sid4294967295:w4294967295, part=9, addr=0xd0accd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844094), 
Ready @ 844193 -   mf: uid=18527274, sid4294967295:w4294967295, part=9, addr=0xcdec2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844097), 
Ready @ 844201 -   mf: uid=18527275, sid4294967295:w4294967295, part=9, addr=0xd0ac9180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844105), 
Ready @ 844202 -   mf: uid=18527293, sid4294967295:w4294967295, part=9, addr=0xcdec2100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844106), 
Ready @ 844210 -   mf: uid=18527295, sid4294967295:w4294967295, part=9, addr=0xcdec2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844114), 
Ready @ 844218 -   mf: uid=18527327, sid4294967295:w4294967295, part=9, addr=0xd36c6500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844122), 
Ready @ 844223 -   mf: uid=18527316, sid4294967295:w4294967295, part=9, addr=0xd36d4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844127), 
Ready @ 844225 -   mf: uid=18527357, sid4294967295:w4294967295, part=9, addr=0xcb2ae500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844129), 
Ready @ 844232 -   mf: uid=18527353, sid4294967295:w4294967295, part=9, addr=0xd36c6580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844136), 
Ready @ 844243 -   mf: uid=18527365, sid4294967295:w4294967295, part=9, addr=0xcdec3900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844147), 
Ready @ 844245 -   mf: uid=18527362, sid4294967295:w4294967295, part=9, addr=0xcdec2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844149), 
Ready @ 844256 -   mf: uid=18527386, sid4294967295:w4294967295, part=9, addr=0xd0ac9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844256 -   mf: uid=18527391, sid4294967295:w4294967295, part=9, addr=0xcb2ae580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844268 -   mf: uid=18527405, sid4294967295:w4294967295, part=9, addr=0xd36c3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844172), 
Ready @ 844273 -   mf: uid=18527403, sid4294967295:w4294967295, part=9, addr=0xcdec3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844177), 
Ready @ 844273 -   mf: uid=18527411, sid4294967295:w4294967295, part=9, addr=0xd0ac7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844177), 
Ready @ 844282 -   mf: uid=18527416, sid4294967295:w4294967295, part=9, addr=0xd0ac9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844186), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598063 n_act=19733 n_pre=19717 n_ref_event=0 n_req=133166 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532385 bw_util=0.9837
n_activity=2130046 dram_eff=0.9998
bk0: 0a 692466i bk1: 0a 661644i bk2: 0a 685526i bk3: 0a 647968i bk4: 0a 698347i bk5: 0a 675778i bk6: 0a 714879i bk7: 0a 681245i bk8: 0a 703239i bk9: 0a 669130i bk10: 0a 702746i bk11: 0a 672659i bk12: 0a 713849i bk13: 0a 673824i bk14: 0a 700389i bk15: 0a 662609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851745
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.851745
Bank_Level_Parallism = 11.179789
Bank_Level_Parallism_Col = 10.705513
Bank_Level_Parallism_Ready = 7.765356
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.992673 

BW Util details:
bwutil = 0.983661 
total_CMD = 2164912 
util_bw = 2129537 
Wasted_Col = 259 
Wasted_Row = 44 
Idle = 35072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 112 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598063 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532385 
n_act = 19733 
n_pre = 19717 
n_ref = 0 
n_req = 133166 
total_req = 532385 

Dual Bus Interface Util: 
issued_total_row = 39450 
issued_total_col = 532385 
Row_Bus_Util =  0.018222 
CoL_Bus_Util = 0.245915 
Either_Row_CoL_Bus_Util = 0.261835 
Issued_on_Two_Bus_Simul_Util = 0.002303 
issued_two_Eff = 0.008796 
queue_avg = 62.797756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7978
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 50): 
Ready @ 843990 -   mf: uid=18526825, sid4294967295:w4294967295, part=10, addr=0xd36c5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843894), 
Ready @ 844001 -   mf: uid=18526873, sid4294967295:w4294967295, part=10, addr=0xcb2b2280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843905), 
Ready @ 844002 -   mf: uid=18526889, sid4294967295:w4294967295, part=10, addr=0xd0acb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843906), 
Ready @ 844013 -   mf: uid=18526883, sid4294967295:w4294967295, part=10, addr=0xd36c7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843917), 
Ready @ 844026 -   mf: uid=18526911, sid4294967295:w4294967295, part=10, addr=0xd36c7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843930), 
Ready @ 844027 -   mf: uid=18526912, sid4294967295:w4294967295, part=10, addr=0xd0acc280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843931), 
Ready @ 844028 -   mf: uid=18526942, sid4294967295:w4294967295, part=10, addr=0xcb2b2200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843932), 
Ready @ 844038 -   mf: uid=18526959, sid4294967295:w4294967295, part=10, addr=0xd0ac8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843942), 
Ready @ 844040 -   mf: uid=18526988, sid4294967295:w4294967295, part=10, addr=0xd36c7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843944), 
Ready @ 844051 -   mf: uid=18526985, sid4294967295:w4294967295, part=10, addr=0xcb2b7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843955), 
Ready @ 844052 -   mf: uid=18527009, sid4294967295:w4294967295, part=10, addr=0xd0acc200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843956), 
Ready @ 844053 -   mf: uid=18527035, sid4294967295:w4294967295, part=10, addr=0xcdec2280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843957), 
Ready @ 844063 -   mf: uid=18527033, sid4294967295:w4294967295, part=10, addr=0xd0ac8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843967), 
Ready @ 844065 -   mf: uid=18527045, sid4294967295:w4294967295, part=10, addr=0xd0ac9280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843969), 
Ready @ 844065 -   mf: uid=18527122, sid4294967295:w4294967295, part=10, addr=0xcdec2200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843969), 
Ready @ 844066 -   mf: uid=18527059, sid4294967295:w4294967295, part=10, addr=0xcdec2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843970), 
Ready @ 844084 -   mf: uid=18527130, sid4294967295:w4294967295, part=10, addr=0xd0ace600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843988), 
Ready @ 844085 -   mf: uid=18527075, sid4294967295:w4294967295, part=10, addr=0xd0ace680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843989), 
Ready @ 844086 -   mf: uid=18527136, sid4294967295:w4294967295, part=10, addr=0xcdec2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843990), 
Ready @ 844092 -   mf: uid=18527095, sid4294967295:w4294967295, part=10, addr=0xd36e1680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (843996), 
Ready @ 844109 -   mf: uid=18527144, sid4294967295:w4294967295, part=10, addr=0xd0ac9200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844013), 
Ready @ 844116 -   mf: uid=18527137, sid4294967295:w4294967295, part=10, addr=0xd36d4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844020), 
Ready @ 844134 -   mf: uid=18527152, sid4294967295:w4294967295, part=10, addr=0xd36d4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844038), 
Ready @ 844141 -   mf: uid=18527169, sid4294967295:w4294967295, part=10, addr=0xd36c6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844045), 
Ready @ 844146 -   mf: uid=18527165, sid4294967295:w4294967295, part=10, addr=0xd36e1600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844050), 
Ready @ 844154 -   mf: uid=18527190, sid4294967295:w4294967295, part=10, addr=0xd0acce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844058), 
Ready @ 844154 -   mf: uid=18527215, sid4294967295:w4294967295, part=10, addr=0xd36c6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844058), 
Ready @ 844159 -   mf: uid=18527230, sid4294967295:w4294967295, part=10, addr=0xd36d5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844166 -   mf: uid=18527224, sid4294967295:w4294967295, part=10, addr=0xd0acce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844070), 
Ready @ 844167 -   mf: uid=18527242, sid4294967295:w4294967295, part=10, addr=0xd0ac9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844071), 
Ready @ 844171 -   mf: uid=18527253, sid4294967295:w4294967295, part=10, addr=0xd36d5600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844179 -   mf: uid=18527254, sid4294967295:w4294967295, part=10, addr=0xd36c3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844083), 
Ready @ 844184 -   mf: uid=18527263, sid4294967295:w4294967295, part=10, addr=0xcb2b7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844088), 
Ready @ 844185 -   mf: uid=18527268, sid4294967295:w4294967295, part=10, addr=0xd0ac7a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844089), 
Ready @ 844198 -   mf: uid=18527281, sid4294967295:w4294967295, part=10, addr=0xd0ac9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844102), 
Ready @ 844202 -   mf: uid=18527286, sid4294967295:w4294967295, part=10, addr=0xcb2b8280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844106), 
Ready @ 844207 -   mf: uid=18527306, sid4294967295:w4294967295, part=10, addr=0xd36c3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844111), 
Ready @ 844209 -   mf: uid=18527324, sid4294967295:w4294967295, part=10, addr=0xcb2c1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844113), 
Ready @ 844223 -   mf: uid=18527344, sid4294967295:w4294967295, part=10, addr=0xd0ac7a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844127), 
Ready @ 844235 -   mf: uid=18527345, sid4294967295:w4294967295, part=10, addr=0xcdec0a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844139), 
Ready @ 844248 -   mf: uid=18527363, sid4294967295:w4294967295, part=10, addr=0xcdec0a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844152), 
Ready @ 844252 -   mf: uid=18527366, sid4294967295:w4294967295, part=10, addr=0xcb2b8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844156), 
Ready @ 844253 -   mf: uid=18527378, sid4294967295:w4294967295, part=10, addr=0xcb2c1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844157), 
Ready @ 844262 -   mf: uid=18527397, sid4294967295:w4294967295, part=10, addr=0xd36c2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844166), 
Ready @ 844263 -   mf: uid=18527394, sid4294967295:w4294967295, part=10, addr=0xcb2b8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844167), 
Ready @ 844274 -   mf: uid=18527424, sid4294967295:w4294967295, part=10, addr=0xcb2c0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844178), 
Ready @ 844276 -   mf: uid=18527440, sid4294967295:w4294967295, part=10, addr=0xcb2c0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844180), 
Ready @ 844276 -   mf: uid=18527442, sid4294967295:w4294967295, part=10, addr=0xcb2b6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844180), 
Ready @ 844287 -   mf: uid=18527454, sid4294967295:w4294967295, part=10, addr=0xd36c2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844191), 
Ready @ 844288 -   mf: uid=18527455, sid4294967295:w4294967295, part=10, addr=0xd36c4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844192), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1597620 n_act=19974 n_pre=19958 n_ref_event=0 n_req=133169 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532393 bw_util=0.9837
n_activity=2130018 dram_eff=0.9998
bk0: 0a 680972i bk1: 0a 658437i bk2: 0a 684041i bk3: 0a 662565i bk4: 0a 712481i bk5: 0a 675513i bk6: 0a 715912i bk7: 0a 688288i bk8: 0a 730100i bk9: 0a 693985i bk10: 0a 703222i bk11: 0a 683478i bk12: 0a 715939i bk13: 0a 691594i bk14: 0a 712488i bk15: 0a 678315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849938
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.849938
Bank_Level_Parallism = 11.120665
Bank_Level_Parallism_Col = 10.640166
Bank_Level_Parallism_Ready = 7.716464
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991418 

BW Util details:
bwutil = 0.983676 
total_CMD = 2164912 
util_bw = 2129570 
Wasted_Col = 221 
Wasted_Row = 22 
Idle = 35099 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 87 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1597620 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532393 
n_act = 19974 
n_pre = 19958 
n_ref = 0 
n_req = 133169 
total_req = 532393 

Dual Bus Interface Util: 
issued_total_row = 39932 
issued_total_col = 532393 
Row_Bus_Util =  0.018445 
CoL_Bus_Util = 0.245919 
Either_Row_CoL_Bus_Util = 0.262039 
Issued_on_Two_Bus_Simul_Util = 0.002325 
issued_two_Eff = 0.008872 
queue_avg = 62.794498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7945
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 844105 -   mf: uid=18527120, sid4294967295:w4294967295, part=11, addr=0xd36c7300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844009), 
Ready @ 844109 -   mf: uid=18527161, sid4294967295:w4294967295, part=11, addr=0xd36c7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844013), 
Ready @ 844130 -   mf: uid=18527128, sid4294967295:w4294967295, part=11, addr=0xcb2b2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844034), 
Ready @ 844130 -   mf: uid=18527172, sid4294967295:w4294967295, part=11, addr=0xd36d5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844034), 
Ready @ 844134 -   mf: uid=18527139, sid4294967295:w4294967295, part=11, addr=0xcb2b7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844038), 
Ready @ 844158 -   mf: uid=18527186, sid4294967295:w4294967295, part=11, addr=0xd0acb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844062), 
Ready @ 844159 -   mf: uid=18527176, sid4294967295:w4294967295, part=11, addr=0xd0acc300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844063), 
Ready @ 844170 -   mf: uid=18527198, sid4294967295:w4294967295, part=11, addr=0xd36c7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844074), 
Ready @ 844171 -   mf: uid=18527197, sid4294967295:w4294967295, part=11, addr=0xcdec5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844171 -   mf: uid=18527221, sid4294967295:w4294967295, part=11, addr=0xcb2b7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844075), 
Ready @ 844172 -   mf: uid=18527235, sid4294967295:w4294967295, part=11, addr=0xd0ac8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844076), 
Ready @ 844183 -   mf: uid=18527231, sid4294967295:w4294967295, part=11, addr=0xcb2b1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844087), 
Ready @ 844184 -   mf: uid=18527249, sid4294967295:w4294967295, part=11, addr=0xd0ac0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844088), 
Ready @ 844185 -   mf: uid=18527247, sid4294967295:w4294967295, part=11, addr=0xd0acc380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844089), 
Ready @ 844195 -   mf: uid=18527287, sid4294967295:w4294967295, part=11, addr=0xd0ac9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844099), 
Ready @ 844197 -   mf: uid=18527325, sid4294967295:w4294967295, part=11, addr=0xd0ac8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844101), 
Ready @ 844231 -   mf: uid=18527318, sid4294967295:w4294967295, part=11, addr=0xcdec2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844135), 
Ready @ 844232 -   mf: uid=18527346, sid4294967295:w4294967295, part=11, addr=0xd0ac0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844136), 
Ready @ 844232 -   mf: uid=18527367, sid4294967295:w4294967295, part=11, addr=0xd0ace700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844136), 
Ready @ 844244 -   mf: uid=18527368, sid4294967295:w4294967295, part=11, addr=0xd0ac9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844148), 
Ready @ 844245 -   mf: uid=18527388, sid4294967295:w4294967295, part=11, addr=0xd36e1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844149), 
Ready @ 844256 -   mf: uid=18527392, sid4294967295:w4294967295, part=11, addr=0xd0ace780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844160), 
Ready @ 844258 -   mf: uid=18527431, sid4294967295:w4294967295, part=11, addr=0xd0accf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844162), 
Ready @ 844269 -   mf: uid=18527412, sid4294967295:w4294967295, part=11, addr=0xcdec2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844173), 
Ready @ 844269 -   mf: uid=18527459, sid4294967295:w4294967295, part=11, addr=0xd36d4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844173), 
Ready @ 844270 -   mf: uid=18527443, sid4294967295:w4294967295, part=11, addr=0xd36e1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844174), 
Ready @ 844281 -   mf: uid=18527466, sid4294967295:w4294967295, part=11, addr=0xd0ac9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844185), 
Ready @ 844283 -   mf: uid=18527484, sid4294967295:w4294967295, part=11, addr=0xd0accf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (844187), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2164912 n_nop=1598218 n_act=19686 n_pre=19670 n_ref_event=0 n_req=133172 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=532405 bw_util=0.9837
n_activity=2129995 dram_eff=0.9998
bk0: 0a 672056i bk1: 0a 649680i bk2: 0a 676246i bk3: 0a 663469i bk4: 0a 699870i bk5: 0a 673469i bk6: 0a 711543i bk7: 0a 678503i bk8: 0a 711189i bk9: 0a 679998i bk10: 0a 702219i bk11: 0a 672243i bk12: 0a 710495i bk13: 0a 681476i bk14: 0a 704359i bk15: 0a 673878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852105
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.852105
Bank_Level_Parallism = 11.177894
Bank_Level_Parallism_Col = 10.702865
Bank_Level_Parallism_Ready = 7.767142
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.992631 

BW Util details:
bwutil = 0.983698 
total_CMD = 2164912 
util_bw = 2129620 
Wasted_Col = 232 
Wasted_Row = 0 
Idle = 35060 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 80 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 311 
rwq = 0 
CCDLc_limit_alone = 311 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2164912 
n_nop = 1598218 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 532405 
n_act = 19686 
n_pre = 19670 
n_ref = 0 
n_req = 133172 
total_req = 532405 

Dual Bus Interface Util: 
issued_total_row = 39356 
issued_total_col = 532405 
Row_Bus_Util =  0.018179 
CoL_Bus_Util = 0.245925 
Either_Row_CoL_Bus_Util = 0.261763 
Issued_on_Two_Bus_Simul_Util = 0.002341 
issued_two_Eff = 0.008941 
queue_avg = 62.793892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=62.7939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270680, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 270678, Miss = 270678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 270681, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 270680, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 270680, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 270678, Miss = 270678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 270674, Miss = 270674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 270674, Miss = 270674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 270676, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 270674, Miss = 270674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 270677, Miss = 270676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 270674, Miss = 270674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 270681, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 270680, Miss = 270680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6496231
L2_total_cache_misses = 6496228
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496231
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.316
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6496231
icnt_total_pkts_simt_to_mem=6496231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6496231
Req_Network_cycles = 844196
Req_Network_injected_packets_per_cycle =       7.6952 
Req_Network_conflicts_per_cycle =       1.3299
Req_Network_conflicts_per_cycle_util =       1.3425
Req_Bank_Level_Parallism =       7.7679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3207
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =     295.9672

Reply_Network_injected_packets_num = 6496231
Reply_Network_cycles = 844196
Reply_Network_injected_packets_per_cycle =        7.6952
Reply_Network_conflicts_per_cycle =       14.3555
Reply_Network_conflicts_per_cycle_util =      14.4643
Reply_Bank_Level_Parallism =       7.7535
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      21.1636
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2565
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 22 sec (7282 sec)
gpgpu_simulation_rate = 61852 (inst/sec)
gpgpu_simulation_rate = 115 (cycle/sec)
gpgpu_silicon_slowdown = 11869565x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (45113 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b05c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b050..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b038..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b058..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b020..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b018..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b010..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b138..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633a5522ff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x238 (bc_topo_base.1.sm_75.ptx:150) @%p1 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x268 (bc_topo_base.1.sm_75.ptx:157) @%p2 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x290 (bc_topo_base.1.sm_75.ptx:163) @%p3 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2d8 (bc_topo_base.1.sm_75.ptx:173) @%p4 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x310 (bc_topo_base.1.sm_75.ptx:181) @%p5 bra $L__BB1_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (bc_topo_base.1.sm_75.ptx:227) not.b32 %r32, %r2;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x368 (bc_topo_base.1.sm_75.ptx:196) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (bc_topo_base.1.sm_75.ptx:211) ld.global.u32 %r29, [%rd9];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x388 (bc_topo_base.1.sm_75.ptx:201) @%p7 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (bc_topo_base.1.sm_75.ptx:211) ld.global.u32 %r29, [%rd9];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3d0 (bc_topo_base.1.sm_75.ptx:213) @%p8 bra $L__BB1_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bc_topo_base.1.sm_75.ptx:220) add.s32 %r68, %r68, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (bc_topo_base.1.sm_75.ptx:224) @%p9 bra $L__BB1_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (bc_topo_base.1.sm_75.ptx:227) not.b32 %r32, %r2;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x430 (bc_topo_base.1.sm_75.ptx:230) @%p10 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x480 (bc_topo_base.1.sm_75.ptx:243) @%p11 bra $L__BB1_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (bc_topo_base.1.sm_75.ptx:258) ld.global.u32 %r39, [%rd14];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4a0 (bc_topo_base.1.sm_75.ptx:248) @%p12 bra $L__BB1_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (bc_topo_base.1.sm_75.ptx:258) ld.global.u32 %r39, [%rd14];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4e8 (bc_topo_base.1.sm_75.ptx:260) @%p13 bra $L__BB1_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bc_topo_base.1.sm_75.ptx:267) ld.global.u32 %r13, [%rd68+4];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x530 (bc_topo_base.1.sm_75.ptx:272) @%p14 bra $L__BB1_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (bc_topo_base.1.sm_75.ptx:287) ld.global.u32 %r47, [%rd15];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x550 (bc_topo_base.1.sm_75.ptx:277) @%p15 bra $L__BB1_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (bc_topo_base.1.sm_75.ptx:287) ld.global.u32 %r47, [%rd15];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x598 (bc_topo_base.1.sm_75.ptx:289) @%p16 bra $L__BB1_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bc_topo_base.1.sm_75.ptx:296) ld.global.u32 %r14, [%rd68+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5e0 (bc_topo_base.1.sm_75.ptx:301) @%p17 bra $L__BB1_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (bc_topo_base.1.sm_75.ptx:316) ld.global.u32 %r55, [%rd16];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x600 (bc_topo_base.1.sm_75.ptx:306) @%p18 bra $L__BB1_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (bc_topo_base.1.sm_75.ptx:316) ld.global.u32 %r55, [%rd16];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x648 (bc_topo_base.1.sm_75.ptx:318) @%p19 bra $L__BB1_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x668 (bc_topo_base.1.sm_75.ptx:325) ld.global.u32 %r15, [%rd68+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x690 (bc_topo_base.1.sm_75.ptx:330) @%p20 bra $L__BB1_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (bc_topo_base.1.sm_75.ptx:345) ld.global.u32 %r63, [%rd17];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6b0 (bc_topo_base.1.sm_75.ptx:335) @%p21 bra $L__BB1_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (bc_topo_base.1.sm_75.ptx:345) ld.global.u32 %r63, [%rd17];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6f8 (bc_topo_base.1.sm_75.ptx:347) @%p22 bra $L__BB1_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (bc_topo_base.1.sm_75.ptx:354) add.s32 %r68, %r68, 4;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x730 (bc_topo_base.1.sm_75.ptx:357) @%p23 bra $L__BB1_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (45113,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 324639
gpu_sim_insn = 323369581
gpu_ipc =     996.0897
gpu_tot_sim_cycle = 1168835
gpu_tot_sim_insn = 773775950
gpu_tot_ipc =     662.0061
gpu_tot_issued_cta = 90226
gpu_occupancy = 97.7057% 
gpu_tot_occupancy = 96.5115% 
max_total_param_size = 0
gpu_stall_dramfull = 13492679
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1117
partiton_level_parallism_total  =       5.8666
partiton_level_parallism_util =       1.6317
partiton_level_parallism_util_total  =       6.4813
L2_BW  =      48.5596 GB/Sec
L2_BW_total  =     256.2549 GB/Sec
gpu_total_sim_rate=68792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 234803, Miss = 234800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 299381
	L1D_cache_core[1]: Access = 228622, Miss = 228622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287640
	L1D_cache_core[2]: Access = 235352, Miss = 235352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297977
	L1D_cache_core[3]: Access = 239064, Miss = 239064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308185
	L1D_cache_core[4]: Access = 229048, Miss = 229048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284505
	L1D_cache_core[5]: Access = 239672, Miss = 239672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307563
	L1D_cache_core[6]: Access = 226160, Miss = 226160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274675
	L1D_cache_core[7]: Access = 221520, Miss = 221520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270508
	L1D_cache_core[8]: Access = 226992, Miss = 226992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280306
	L1D_cache_core[9]: Access = 219504, Miss = 219504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269460
	L1D_cache_core[10]: Access = 219392, Miss = 219392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268524
	L1D_cache_core[11]: Access = 227688, Miss = 227688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283558
	L1D_cache_core[12]: Access = 238624, Miss = 238624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304493
	L1D_cache_core[13]: Access = 225152, Miss = 225152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282506
	L1D_cache_core[14]: Access = 225176, Miss = 225176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282099
	L1D_cache_core[15]: Access = 222384, Miss = 222384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270278
	L1D_cache_core[16]: Access = 236000, Miss = 236000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300283
	L1D_cache_core[17]: Access = 232992, Miss = 232992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288691
	L1D_cache_core[18]: Access = 224288, Miss = 224288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277133
	L1D_cache_core[19]: Access = 232368, Miss = 232368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289438
	L1D_cache_core[20]: Access = 231168, Miss = 231168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288263
	L1D_cache_core[21]: Access = 238832, Miss = 238832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309274
	L1D_cache_core[22]: Access = 227280, Miss = 227280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281978
	L1D_cache_core[23]: Access = 228176, Miss = 228176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276389
	L1D_cache_core[24]: Access = 224396, Miss = 224396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273537
	L1D_cache_core[25]: Access = 222676, Miss = 222674, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 271879
	L1D_cache_core[26]: Access = 226176, Miss = 226176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274511
	L1D_cache_core[27]: Access = 231240, Miss = 231240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284910
	L1D_cache_core[28]: Access = 219248, Miss = 219248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267837
	L1D_cache_core[29]: Access = 223144, Miss = 223144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271949
	L1D_total_cache_accesses = 6857137
	L1D_total_cache_misses = 6857132
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 8527730
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 270676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8527730
ctas_completed 90226, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26821, 26812, 26812, 26812, 26812, 26812, 26812, 26812, 26730, 26730, 26730, 26730, 26730, 26730, 26730, 26730, 26689, 26689, 26689, 26689, 26689, 26689, 26689, 26689, 26812, 26812, 26812, 26812, 26812, 26812, 26812, 26812, 
gpgpu_n_tot_thrd_icount = 808423776
gpgpu_n_tot_w_icount = 25263243
gpgpu_n_stall_shd_mem = 2492897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 360904
gpgpu_n_mem_write_global = 6496232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11548848
gpgpu_n_store_insn = 69293071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 230978560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2492897
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30024257	W0_Idle:65416843	W0_Scoreboard:18239549	W1:23	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:30	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:25263183
single_issue_nums: WS0:6315843	WS1:6315820	WS2:6315790	WS3:6315790	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2887232 {8:360904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259849280 {40:6496232,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14436160 {40:360904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51969856 {8:6496232,}
maxmflatency = 2041 
max_icnt2mem_latency = 1682 
maxmrqlatency = 3253 
max_icnt2sh_latency = 545 
averagemflatency = 1499 
avg_icnt2mem_latency = 957 
avg_mrq_latency = 322 
avg_icnt2sh_latency = 64 
mrq_lat_table:498315 	21191 	14984 	39410 	66682 	104597 	174034 	249479 	326031 	337137 	150921 	2181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2507 	431718 	77631 	6345280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	373168 	25917 	46559 	84342 	3119438 	3207712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1065917 	568016 	659040 	845493 	1097437 	1395659 	1092007 	133515 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	328 	5 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13607     13572     13968     13934     13667     13670     13793     13795     13835     13738     14941     15004     13947     13944     13843     13840 
dram[1]:     13581     13594     13951     13970     13638     13660     13607     13693     13689     13768     13834     14974     13933     13982     14055     14014 
dram[2]:     13543     13591     13945     13980     13635     13630     13720     13812     13957     13708     14796     14901     13976     13973     13971     13995 
dram[3]:     13557     13561     13960     13964     13764     13711     13619     13582     13754     13766     14899     14903     13949     13959     14090     14065 
dram[4]:     13532     13512     14017     14008     13651     13713     13587     13588     13831     13839     14900     14909     13819     13830     14001     13986 
dram[5]:     13503     13539     13991     13926     13676     13707     13585     13632     13827     13805     14899     14899     13787     13764     14085     14060 
dram[6]:     13535     13528     14011     14027     13682     13720     13611     13716     13755     13843     15006     15015     13831     13867     14089     14063 
dram[7]:     13461     13479     13992     14018     13751     13663     13709     13721     13790     13689     15017     14915     13881     13880     14080     14081 
dram[8]:     13468     13470     14058     14192     13661     13611     13686     13712     13769     13685     14919     14915     13840     13833     14089     14087 
dram[9]:     13480     13482     14199     14071     13687     13689     13708     13700     13778     13719     15015     14919     13783     13752     13742     13812 
dram[10]:     13477     13477     14073     14088     13683     13697     13716     13718     13796     13702     15001     14957     13850     13798     13887     13865 
dram[11]:     13602     13578     14206     14077     13670     13655     13676     13671     13809     13822     14952     14961     13819     13805     13688     13776 
average row accesses per activate:
dram[0]:  7.106896  7.246132  7.647189  7.652850  7.465133  7.535559  8.131558  8.374193  7.365576  7.537118  7.416247  7.658500  7.507278  7.715034  7.938414  8.171157 
dram[1]:  7.111111  7.180488  7.369209  7.641537  7.411849  7.691852  8.043377  8.215190  7.339476  7.402431  7.546452  7.635825  7.646405  7.904214  8.106918  8.132492 
dram[2]:  7.072066  6.957461  7.675575  7.715672  7.307530  7.396011  8.254372  8.525452  7.461095  7.548105  7.469949  7.518950  7.680566  7.910276  8.024902  8.256205 
dram[3]:  7.302622  7.287129  7.596620  7.613402  7.338516  7.574034  8.327186  8.449145  7.428981  7.585348  7.506550  7.545721  7.635085  7.928516  8.349797  8.302737 
dram[4]:  7.096419  7.135734  7.502903  7.541211  7.380242  7.579562  8.030936  8.525452  7.327672  7.506889  7.362598  7.545721  7.779035  8.027237  8.145340  8.417959 
dram[5]:  6.957461  7.043062  7.311881  7.568814  7.317830  7.635294  8.024730  8.347267  7.517792  7.622975  7.208246  7.373124  7.606932  8.096546  8.397394  8.480263 
dram[6]:  7.318182  7.370529  7.508351  7.602206  7.443727  7.624082  7.975422  8.287311  7.420789  7.501449  7.352103  7.415528  7.779035  8.008540  8.094192  8.171157 
dram[7]:  7.160528  7.466667  7.624631  7.607800  7.663469  7.714710  8.043377  8.333868  7.331445  7.673832  7.305241  7.629438  7.726592  7.814394  7.841825  8.037413 
dram[8]:  7.256338  7.323383  7.492029  7.541211  7.443727  7.663469  8.080934  8.394503  7.545189  7.415473  7.669145  7.436914  7.512746  7.720809  8.145340  8.037413 
dram[9]:  7.086658  7.256338  7.327427  7.438129  7.492064  7.778277  8.208695  8.408097  7.528000  7.490593  7.573421  7.545721  7.635085  7.796674  8.080721  7.974478 
dram[10]:  6.981030  7.160528  7.374465  7.427443  7.465133  7.680473  7.932009  8.169945  7.357498  7.651145  7.310418  7.490922  7.442280  7.590140  7.847032  8.196343 
dram[11]:  7.256338  7.185495  7.550365  7.522909  7.287017  7.579562  7.914634  8.401295  7.589443  7.410165  7.415528  7.496367  7.797430  7.809236  7.943759  8.444717 
average row locality = 1984962/259536 = 7.648118
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1857      1856      1884      1884      1920      1920      1920      1920      1892      1892      1856      1856      1856      1856      1856      1856 
dram[1]:      1856      1856      1884      1884      1920      1920      1920      1920      1892      1892      1856      1856      1856      1856      1856      1856 
dram[2]:      1856      1856      1884      1884      1920      1920      1920      1920      1892      1892      1856      1856      1856      1856      1856      1856 
dram[3]:      1856      1856      1884      1884      1920      1920      1920      1920      1892      1890      1856      1856      1856      1856      1856      1856 
dram[4]:      1856      1856      1884      1884      1920      1920      1920      1920      1889      1888      1856      1856      1856      1856      1856      1856 
dram[5]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[6]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[7]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[8]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[9]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[10]:      1856      1856      1884      1884      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
dram[11]:      1856      1856      1888      1888      1920      1920      1920      1920      1888      1888      1856      1856      1856      1856      1856      1856 
total dram reads = 360904
bank skew: 1920/1856 = 1.03
chip skew: 30081/30072 = 1.00
number of total write accesses:
dram[0]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33834     33824     33824 
dram[1]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33836     33824     33824 
dram[2]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33838     33836     33836     33824     33824 
dram[3]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33854     33832     33836     33836     33836     33824     33824 
dram[4]:     33792     33792     33820     33820     33856     33856     33856     33856     33857     33856     33836     33836     33836     33836     33824     33824 
dram[5]:     33792     33792     33820     33820     33856     33854     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[6]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[7]:     33792     33792     33820     33818     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[8]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33822 
dram[9]:     33792     33792     33820     33820     33856     33856     33856     33856     33852     33856     33836     33836     33836     33836     33820     33820 
dram[10]:     33792     33792     33820     33820     33856     33856     33852     33856     33856     33856     33836     33836     33836     33836     33820     33820 
dram[11]:     33792     33792     33824     33824     33856     33856     33856     33856     33856     33856     33836     33836     33840     33840     33820     33820 
total dram writes = 6496217
bank skew: 33857/33792 = 1.00
chip skew: 541360/541340 = 1.00
average mf latency per bank:
dram[0]:       1550      1555      1550      1555      1546      1555      1547      1554      1549      1553      1549      1555      1549      1558      1550      1557
dram[1]:       1571      1567      1570      1568      1571      1567      1572      1564      1568      1563      1569      1567      1575      1570      1574      1567
dram[2]:       1548      1559      1549      1561      1553      1561      1552      1562      1546      1558      1549      1560      1554      1564      1553      1563
dram[3]:       1378      1384      1376      1383      1378      1383      1379      1384      1376      1382      1378      1384      1380      1385      1380      1386
dram[4]:       1535      1514      1531      1512      1529      1509      1534      1514      1532      1511      1532      1514      1530      1511      1536      1515
dram[5]:       1570      1542      1571      1541      1568      1537      1570      1540      1569      1540      1572      1541      1572      1539      1572      1541
dram[6]:       1550      1577      1549      1575      1547      1570      1548      1570      1547      1573      1549      1575      1549      1573      1549      1574
dram[7]:       1502      1490      1499      1490      1497      1488      1499      1488      1498      1485      1500      1489      1499      1491      1500      1490
dram[8]:       1312      1386      1311      1387      1311      1384      1313      1385      1308      1382      1312      1385      1313      1386      1313      1386
dram[9]:       1503      1531      1500      1530      1500      1528      1508      1532      1501      1529      1499      1530      1501      1530      1509      1534
dram[10]:       1409      1372      1409      1371      1407      1368      1409      1370      1406      1369      1410      1372      1408      1369      1410      1372
dram[11]:       1527      1565      1527      1562      1523      1560      1524      1563      1524      1563      1526      1561      1525      1562      1526      1564
maximum mf latency per bank:
dram[0]:       1977      1966      1965      1989      1952      2014      1978      1991      1975      1980      1965      2010      1973      2000      1962      1993
dram[1]:       2006      1954      1965      1935      1982      1976      1997      1962      1967      1963      1970      1945      1977      1972      2000      1976
dram[2]:       1953      1959      1973      1989      1953      1986      1981      1987      1956      1985      1951      1977      1952      1990      1973      1972
dram[3]:       1764      1832      1756      1804      1757      1791      1790      1853      1794      1825      1749      1798      1770      1784      1795      1852
dram[4]:       1899      1892      1933      1949      1975      1883      1978      1905      1978      1948      1975      1957      1974      1912      1964      1894
dram[5]:       1943      1926      2024      1979      1955      1941      1963      1906      1997      1957      2041      1996      1971      1943      1976      1925
dram[6]:       1983      1980      1949      1977      1966      1962      1980      1952      1976      1972      1956      1965      1962      1962      1961      1948
dram[7]:       1896      1933      1954      1905      1931      1887      1916      1960      1885      1942      1951      1939      1953      1887      1921      1969
dram[8]:       1733      1829      1738      1819      1746      1820      1692      1849      1718      1832      1757      1832      1752      1829      1690      1836
dram[9]:       1902      1894      1890      1918      1909      1905      1919      1899      1921      1918      1903      1909      1904      1905      1909      1899
dram[10]:       1816      1795      1832      1741      1795      1762      1762      1790      1828      1798      1782      1740      1791      1771      1784      1798
dram[11]:       1976      1964      1919      1965      1974      1963      1981      1953      1959      1986      1946      1973      1909      1961      1960      1989

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387938 n_act=21651 n_pre=21635 n_ref_event=0 n_req=165421 n_rd=30081 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7626
n_activity=2450397 dram_eff=0.9328
bk0: 1857a 1495580i bk1: 1856a 1468375i bk2: 1884a 1505688i bk3: 1884a 1473691i bk4: 1920a 1511113i bk5: 1920a 1482230i bk6: 1920a 1514114i bk7: 1920a 1482631i bk8: 1892a 1510131i bk9: 1892a 1468909i bk10: 1856a 1511537i bk11: 1856a 1470400i bk12: 1856a 1514658i bk13: 1856a 1498687i bk14: 1856a 1511145i bk15: 1856a 1479387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869116
Row_Buffer_Locality_read = 0.969682
Row_Buffer_Locality_write = 0.846764
Bank_Level_Parallism = 10.430647
Bank_Level_Parallism_Col = 10.045438
Bank_Level_Parallism_Ready = 7.321721
write_to_read_ratio_blp_rw_average = 0.953008
GrpLevelPara = 3.812072 

BW Util details:
bwutil = 0.762570 
total_CMD = 2997437 
util_bw = 2285756 
Wasted_Col = 53283 
Wasted_Row = 17275 
Idle = 641123 

BW Util Bottlenecks: 
RCDc_limit = 16375 
RCDWRc_limit = 8019 
WTRc_limit = 8777 
RTWc_limit = 32666 
CCDLc_limit = 24657 
rwq = 0 
CCDLc_limit_alone = 20191 
WTRc_limit_alone = 7932 
RTWc_limit_alone = 29045 

Commands details: 
total_CMD = 2997437 
n_nop = 2387938 
Read = 30081 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 21651 
n_pre = 21635 
n_ref = 0 
n_req = 165421 
total_req = 571439 

Dual Bus Interface Util: 
issued_total_row = 43286 
issued_total_col = 571439 
Row_Bus_Util =  0.014441 
CoL_Bus_Util = 0.190643 
Either_Row_CoL_Bus_Util = 0.203340 
Issued_on_Two_Bus_Simul_Util = 0.001743 
issued_two_Eff = 0.008574 
queue_avg = 45.553040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387839 n_act=21668 n_pre=21652 n_ref_event=0 n_req=165420 n_rd=30080 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7626
n_activity=2453462 dram_eff=0.9316
bk0: 1856a 1487514i bk1: 1856a 1471217i bk2: 1884a 1490689i bk3: 1884a 1465389i bk4: 1920a 1506732i bk5: 1920a 1464003i bk6: 1920a 1514310i bk7: 1920a 1483702i bk8: 1892a 1510940i bk9: 1892a 1478402i bk10: 1856a 1503781i bk11: 1856a 1466616i bk12: 1856a 1522429i bk13: 1856a 1495267i bk14: 1856a 1513309i bk15: 1856a 1484209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869012
Row_Buffer_Locality_read = 0.968484
Row_Buffer_Locality_write = 0.846904
Bank_Level_Parallism = 10.444339
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.336914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.762572 
total_CMD = 2997437 
util_bw = 2285760 
Wasted_Col = 54792 
Wasted_Row = 17029 
Idle = 639856 

BW Util Bottlenecks: 
RCDc_limit = 16935 
RCDWRc_limit = 8009 
WTRc_limit = 8458 
RTWc_limit = 32706 
CCDLc_limit = 25143 
rwq = 0 
CCDLc_limit_alone = 20796 
WTRc_limit_alone = 7737 
RTWc_limit_alone = 29080 

Commands details: 
total_CMD = 2997437 
n_nop = 2387839 
Read = 30080 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 21668 
n_pre = 21652 
n_ref = 0 
n_req = 165420 
total_req = 571440 

Dual Bus Interface Util: 
issued_total_row = 43320 
issued_total_col = 571440 
Row_Bus_Util =  0.014452 
CoL_Bus_Util = 0.190643 
Either_Row_CoL_Bus_Util = 0.203373 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.008468 
queue_avg = 45.542957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2388019 n_act=21620 n_pre=21604 n_ref_event=0 n_req=165420 n_rd=30080 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7626
n_activity=2450065 dram_eff=0.9329
bk0: 1856a 1490008i bk1: 1856a 1464197i bk2: 1884a 1500919i bk3: 1884a 1466266i bk4: 1920a 1495441i bk5: 1920a 1462909i bk6: 1920a 1521939i bk7: 1920a 1488439i bk8: 1892a 1506514i bk9: 1892a 1472268i bk10: 1856a 1513737i bk11: 1856a 1486196i bk12: 1856a 1526823i bk13: 1856a 1497445i bk14: 1856a 1510785i bk15: 1856a 1475400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869302
Row_Buffer_Locality_read = 0.969116
Row_Buffer_Locality_write = 0.847118
Bank_Level_Parallism = 10.440962
Bank_Level_Parallism_Col = 10.056011
Bank_Level_Parallism_Ready = 7.330957
write_to_read_ratio_blp_rw_average = 0.952463
GrpLevelPara = 3.812103 

BW Util details:
bwutil = 0.762569 
total_CMD = 2997437 
util_bw = 2285752 
Wasted_Col = 53669 
Wasted_Row = 16556 
Idle = 641460 

BW Util Bottlenecks: 
RCDc_limit = 16683 
RCDWRc_limit = 7604 
WTRc_limit = 9251 
RTWc_limit = 31948 
CCDLc_limit = 24560 
rwq = 0 
CCDLc_limit_alone = 20112 
WTRc_limit_alone = 8333 
RTWc_limit_alone = 28418 

Commands details: 
total_CMD = 2997437 
n_nop = 2388019 
Read = 30080 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 21620 
n_pre = 21604 
n_ref = 0 
n_req = 165420 
total_req = 571438 

Dual Bus Interface Util: 
issued_total_row = 43224 
issued_total_col = 571438 
Row_Bus_Util =  0.014420 
CoL_Bus_Util = 0.190642 
Either_Row_CoL_Bus_Util = 0.203313 
Issued_on_Two_Bus_Simul_Util = 0.001749 
issued_two_Eff = 0.008605 
queue_avg = 45.555794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2388332 n_act=21435 n_pre=21419 n_ref_event=0 n_req=165415 n_rd=30078 n_rd_L2_A=0 n_write=0 n_wr_bk=541346 bw_util=0.7626
n_activity=2450669 dram_eff=0.9327
bk0: 1856a 1487077i bk1: 1856a 1463967i bk2: 1884a 1489844i bk3: 1884a 1458957i bk4: 1920a 1505982i bk5: 1920a 1474558i bk6: 1920a 1525438i bk7: 1920a 1488664i bk8: 1892a 1508573i bk9: 1890a 1476816i bk10: 1856a 1523417i bk11: 1856a 1487204i bk12: 1856a 1533241i bk13: 1856a 1494294i bk14: 1856a 1512202i bk15: 1856a 1486386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870417
Row_Buffer_Locality_read = 0.969745
Row_Buffer_Locality_write = 0.848342
Bank_Level_Parallism = 10.422189
Bank_Level_Parallism_Col = 10.034418
Bank_Level_Parallism_Ready = 7.320531
write_to_read_ratio_blp_rw_average = 0.952488
GrpLevelPara = 3.809874 

BW Util details:
bwutil = 0.762550 
total_CMD = 2997437 
util_bw = 2285696 
Wasted_Col = 54750 
Wasted_Row = 16111 
Idle = 640880 

BW Util Bottlenecks: 
RCDc_limit = 16117 
RCDWRc_limit = 7872 
WTRc_limit = 9214 
RTWc_limit = 33060 
CCDLc_limit = 25702 
rwq = 0 
CCDLc_limit_alone = 20952 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 29160 

Commands details: 
total_CMD = 2997437 
n_nop = 2388332 
Read = 30078 
Write = 0 
L2_Alloc = 0 
L2_WB = 541346 
n_act = 21435 
n_pre = 21419 
n_ref = 0 
n_req = 165415 
total_req = 571424 

Dual Bus Interface Util: 
issued_total_row = 42854 
issued_total_col = 571424 
Row_Bus_Util =  0.014297 
CoL_Bus_Util = 0.190638 
Either_Row_CoL_Bus_Util = 0.203209 
Issued_on_Two_Bus_Simul_Util = 0.001726 
issued_two_Eff = 0.008493 
queue_avg = 45.553738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387942 n_act=21595 n_pre=21579 n_ref_event=0 n_req=165412 n_rd=30073 n_rd_L2_A=0 n_write=0 n_wr_bk=541353 bw_util=0.7626
n_activity=2452418 dram_eff=0.932
bk0: 1856a 1491141i bk1: 1856a 1468970i bk2: 1884a 1493647i bk3: 1884a 1480488i bk4: 1920a 1505845i bk5: 1920a 1485077i bk6: 1920a 1528710i bk7: 1920a 1499968i bk8: 1889a 1529216i bk9: 1888a 1491572i bk10: 1856a 1515130i bk11: 1856a 1491329i bk12: 1856a 1544830i bk13: 1856a 1503961i bk14: 1856a 1527077i bk15: 1856a 1485423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869447
Row_Buffer_Locality_read = 0.969375
Row_Buffer_Locality_write = 0.847243
Bank_Level_Parallism = 10.369073
Bank_Level_Parallism_Col = 9.981096
Bank_Level_Parallism_Ready = 7.276757
write_to_read_ratio_blp_rw_average = 0.953265
GrpLevelPara = 3.807843 

BW Util details:
bwutil = 0.762553 
total_CMD = 2997437 
util_bw = 2285704 
Wasted_Col = 55243 
Wasted_Row = 15985 
Idle = 640505 

BW Util Bottlenecks: 
RCDc_limit = 16695 
RCDWRc_limit = 7677 
WTRc_limit = 8341 
RTWc_limit = 34694 
CCDLc_limit = 25551 
rwq = 0 
CCDLc_limit_alone = 20798 
WTRc_limit_alone = 7530 
RTWc_limit_alone = 30752 

Commands details: 
total_CMD = 2997437 
n_nop = 2387942 
Read = 30073 
Write = 0 
L2_Alloc = 0 
L2_WB = 541353 
n_act = 21595 
n_pre = 21579 
n_ref = 0 
n_req = 165412 
total_req = 571426 

Dual Bus Interface Util: 
issued_total_row = 43174 
issued_total_col = 571426 
Row_Bus_Util =  0.014404 
CoL_Bus_Util = 0.190638 
Either_Row_CoL_Bus_Util = 0.203339 
Issued_on_Two_Bus_Simul_Util = 0.001703 
issued_two_Eff = 0.008376 
queue_avg = 45.539978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.54
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387719 n_act=21680 n_pre=21664 n_ref_event=0 n_req=165410 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7625
n_activity=2451163 dram_eff=0.9325
bk0: 1856a 1489861i bk1: 1856a 1472972i bk2: 1884a 1498399i bk3: 1884a 1476126i bk4: 1920a 1518896i bk5: 1920a 1491989i bk6: 1920a 1525546i bk7: 1920a 1498384i bk8: 1888a 1529084i bk9: 1888a 1497818i bk10: 1856a 1523725i bk11: 1856a 1505968i bk12: 1856a 1534797i bk13: 1856a 1509098i bk14: 1856a 1535687i bk15: 1856a 1498447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868932
Row_Buffer_Locality_read = 0.969773
Row_Buffer_Locality_write = 0.846525
Bank_Level_Parallism = 10.340532
Bank_Level_Parallism_Col = 9.955708
Bank_Level_Parallism_Ready = 7.256159
write_to_read_ratio_blp_rw_average = 0.952429
GrpLevelPara = 3.808212 

BW Util details:
bwutil = 0.762547 
total_CMD = 2997437 
util_bw = 2285688 
Wasted_Col = 55189 
Wasted_Row = 16422 
Idle = 640138 

BW Util Bottlenecks: 
RCDc_limit = 16264 
RCDWRc_limit = 7910 
WTRc_limit = 9170 
RTWc_limit = 32373 
CCDLc_limit = 25455 
rwq = 0 
CCDLc_limit_alone = 20849 
WTRc_limit_alone = 8401 
RTWc_limit_alone = 28536 

Commands details: 
total_CMD = 2997437 
n_nop = 2387719 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 21680 
n_pre = 21664 
n_ref = 0 
n_req = 165410 
total_req = 571422 

Dual Bus Interface Util: 
issued_total_row = 43344 
issued_total_col = 571422 
Row_Bus_Util =  0.014460 
CoL_Bus_Util = 0.190637 
Either_Row_CoL_Bus_Util = 0.203413 
Issued_on_Two_Bus_Simul_Util = 0.001684 
issued_two_Eff = 0.008279 
queue_avg = 45.543934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2388130 n_act=21574 n_pre=21558 n_ref_event=0 n_req=165410 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541352 bw_util=0.7626
n_activity=2449923 dram_eff=0.933
bk0: 1856a 1493237i bk1: 1856a 1461865i bk2: 1884a 1492446i bk3: 1884a 1472720i bk4: 1920a 1507599i bk5: 1920a 1485026i bk6: 1920a 1523875i bk7: 1920a 1494312i bk8: 1888a 1528946i bk9: 1888a 1493805i bk10: 1856a 1502648i bk11: 1856a 1481449i bk12: 1856a 1533073i bk13: 1856a 1502676i bk14: 1856a 1515336i bk15: 1856a 1483243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869573
Row_Buffer_Locality_read = 0.969739
Row_Buffer_Locality_write = 0.847316
Bank_Level_Parallism = 10.396584
Bank_Level_Parallism_Col = 10.016160
Bank_Level_Parallism_Ready = 7.296597
write_to_read_ratio_blp_rw_average = 0.952928
GrpLevelPara = 3.808813 

BW Util details:
bwutil = 0.762550 
total_CMD = 2997437 
util_bw = 2285696 
Wasted_Col = 54332 
Wasted_Row = 16826 
Idle = 640583 

BW Util Bottlenecks: 
RCDc_limit = 16265 
RCDWRc_limit = 8022 
WTRc_limit = 8257 
RTWc_limit = 32685 
CCDLc_limit = 25327 
rwq = 0 
CCDLc_limit_alone = 21021 
WTRc_limit_alone = 7426 
RTWc_limit_alone = 29210 

Commands details: 
total_CMD = 2997437 
n_nop = 2388130 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541352 
n_act = 21574 
n_pre = 21558 
n_ref = 0 
n_req = 165410 
total_req = 571424 

Dual Bus Interface Util: 
issued_total_row = 43132 
issued_total_col = 571424 
Row_Bus_Util =  0.014390 
CoL_Bus_Util = 0.190638 
Either_Row_CoL_Bus_Util = 0.203276 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008615 
queue_avg = 45.557980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.558
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2388179 n_act=21550 n_pre=21534 n_ref_event=0 n_req=165410 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7625
n_activity=2450166 dram_eff=0.9329
bk0: 1856a 1485227i bk1: 1856a 1458559i bk2: 1884a 1501825i bk3: 1884a 1478217i bk4: 1920a 1510368i bk5: 1920a 1476128i bk6: 1920a 1525486i bk7: 1920a 1507529i bk8: 1888a 1529729i bk9: 1888a 1495609i bk10: 1856a 1520479i bk11: 1856a 1489326i bk12: 1856a 1529365i bk13: 1856a 1495525i bk14: 1856a 1516793i bk15: 1856a 1485921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869718
Row_Buffer_Locality_read = 0.969440
Row_Buffer_Locality_write = 0.847559
Bank_Level_Parallism = 10.389132
Bank_Level_Parallism_Col = 10.004842
Bank_Level_Parallism_Ready = 7.290825
write_to_read_ratio_blp_rw_average = 0.953170
GrpLevelPara = 3.812595 

BW Util details:
bwutil = 0.762547 
total_CMD = 2997437 
util_bw = 2285688 
Wasted_Col = 53442 
Wasted_Row = 16752 
Idle = 641555 

BW Util Bottlenecks: 
RCDc_limit = 16485 
RCDWRc_limit = 7778 
WTRc_limit = 8259 
RTWc_limit = 32569 
CCDLc_limit = 24731 
rwq = 0 
CCDLc_limit_alone = 20208 
WTRc_limit_alone = 7510 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 2997437 
n_nop = 2388179 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 21550 
n_pre = 21534 
n_ref = 0 
n_req = 165410 
total_req = 571422 

Dual Bus Interface Util: 
issued_total_row = 43084 
issued_total_col = 571422 
Row_Bus_Util =  0.014374 
CoL_Bus_Util = 0.190637 
Either_Row_CoL_Bus_Util = 0.203260 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008614 
queue_avg = 45.539379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5394
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387771 n_act=21608 n_pre=21592 n_ref_event=0 n_req=165410 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7625
n_activity=2452445 dram_eff=0.932
bk0: 1856a 1486929i bk1: 1856a 1468588i bk2: 1884a 1497384i bk3: 1884a 1477293i bk4: 1920a 1503006i bk5: 1920a 1480530i bk6: 1920a 1511285i bk7: 1920a 1486724i bk8: 1888a 1503544i bk9: 1888a 1482308i bk10: 1856a 1503184i bk11: 1856a 1487891i bk12: 1856a 1518502i bk13: 1856a 1495321i bk14: 1856a 1498363i bk15: 1856a 1481070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869367
Row_Buffer_Locality_read = 0.969107
Row_Buffer_Locality_write = 0.847205
Bank_Level_Parallism = 10.433000
Bank_Level_Parallism_Col = 10.058531
Bank_Level_Parallism_Ready = 7.330249
write_to_read_ratio_blp_rw_average = 0.952651
GrpLevelPara = 3.811007 

BW Util details:
bwutil = 0.762547 
total_CMD = 2997437 
util_bw = 2285688 
Wasted_Col = 54544 
Wasted_Row = 17413 
Idle = 639792 

BW Util Bottlenecks: 
RCDc_limit = 16631 
RCDWRc_limit = 8124 
WTRc_limit = 8849 
RTWc_limit = 32194 
CCDLc_limit = 25252 
rwq = 0 
CCDLc_limit_alone = 20607 
WTRc_limit_alone = 8010 
RTWc_limit_alone = 28388 

Commands details: 
total_CMD = 2997437 
n_nop = 2387771 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 21608 
n_pre = 21592 
n_ref = 0 
n_req = 165410 
total_req = 571422 

Dual Bus Interface Util: 
issued_total_row = 43200 
issued_total_col = 571422 
Row_Bus_Util =  0.014412 
CoL_Bus_Util = 0.190637 
Either_Row_CoL_Bus_Util = 0.203396 
Issued_on_Two_Bus_Simul_Util = 0.001653 
issued_two_Eff = 0.008129 
queue_avg = 45.553349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5533
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387854 n_act=21625 n_pre=21609 n_ref_event=0 n_req=165407 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7625
n_activity=2449933 dram_eff=0.9329
bk0: 1856a 1504708i bk1: 1856a 1473498i bk2: 1884a 1496003i bk3: 1884a 1458125i bk4: 1920a 1511067i bk5: 1920a 1488326i bk6: 1920a 1525755i bk7: 1920a 1491141i bk8: 1888a 1512391i bk9: 1888a 1477796i bk10: 1856a 1511838i bk11: 1856a 1481351i bk12: 1856a 1525584i bk13: 1856a 1485009i bk14: 1856a 1512305i bk15: 1856a 1474334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869262
Row_Buffer_Locality_read = 0.968509
Row_Buffer_Locality_write = 0.847209
Bank_Level_Parallism = 10.413209
Bank_Level_Parallism_Col = 10.033945
Bank_Level_Parallism_Ready = 7.312334
write_to_read_ratio_blp_rw_average = 0.952591
GrpLevelPara = 3.810558 

BW Util details:
bwutil = 0.762534 
total_CMD = 2997437 
util_bw = 2285648 
Wasted_Col = 54277 
Wasted_Row = 16901 
Idle = 640611 

BW Util Bottlenecks: 
RCDc_limit = 16836 
RCDWRc_limit = 7623 
WTRc_limit = 8437 
RTWc_limit = 33166 
CCDLc_limit = 25031 
rwq = 0 
CCDLc_limit_alone = 20496 
WTRc_limit_alone = 7686 
RTWc_limit_alone = 29382 

Commands details: 
total_CMD = 2997437 
n_nop = 2387854 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 21625 
n_pre = 21609 
n_ref = 0 
n_req = 165407 
total_req = 571412 

Dual Bus Interface Util: 
issued_total_row = 43234 
issued_total_col = 571412 
Row_Bus_Util =  0.014424 
CoL_Bus_Util = 0.190634 
Either_Row_CoL_Bus_Util = 0.203368 
Issued_on_Two_Bus_Simul_Util = 0.001689 
issued_two_Eff = 0.008306 
queue_avg = 45.557667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5577
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387359 n_act=21897 n_pre=21881 n_ref_event=0 n_req=165407 n_rd=30072 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7625
n_activity=2451469 dram_eff=0.9324
bk0: 1856a 1492716i bk1: 1856a 1470377i bk2: 1884a 1494478i bk3: 1884a 1472380i bk4: 1920a 1524995i bk5: 1920a 1488306i bk6: 1920a 1527587i bk7: 1920a 1498985i bk8: 1888a 1539064i bk9: 1888a 1502281i bk10: 1856a 1511876i bk11: 1856a 1492032i bk12: 1856a 1526887i bk13: 1856a 1502351i bk14: 1856a 1524510i bk15: 1856a 1489778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867617
Row_Buffer_Locality_read = 0.968875
Row_Buffer_Locality_write = 0.845118
Bank_Level_Parallism = 10.363722
Bank_Level_Parallism_Col = 9.977091
Bank_Level_Parallism_Ready = 7.266309
write_to_read_ratio_blp_rw_average = 0.953314
GrpLevelPara = 3.810566 

BW Util details:
bwutil = 0.762534 
total_CMD = 2997437 
util_bw = 2285648 
Wasted_Col = 54060 
Wasted_Row = 16777 
Idle = 640952 

BW Util Bottlenecks: 
RCDc_limit = 16483 
RCDWRc_limit = 8074 
WTRc_limit = 8162 
RTWc_limit = 33939 
CCDLc_limit = 24861 
rwq = 0 
CCDLc_limit_alone = 20204 
WTRc_limit_alone = 7402 
RTWc_limit_alone = 30042 

Commands details: 
total_CMD = 2997437 
n_nop = 2387359 
Read = 30072 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 21897 
n_pre = 21881 
n_ref = 0 
n_req = 165407 
total_req = 571412 

Dual Bus Interface Util: 
issued_total_row = 43778 
issued_total_col = 571412 
Row_Bus_Util =  0.014605 
CoL_Bus_Util = 0.190634 
Either_Row_CoL_Bus_Util = 0.203533 
Issued_on_Two_Bus_Simul_Util = 0.001705 
issued_two_Eff = 0.008379 
queue_avg = 45.546524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5465
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2997437 n_nop=2387896 n_act=21633 n_pre=21617 n_ref_event=0 n_req=165420 n_rd=30080 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7626
n_activity=2452414 dram_eff=0.932
bk0: 1856a 1483668i bk1: 1856a 1461225i bk2: 1888a 1487526i bk3: 1888a 1474322i bk4: 1920a 1512369i bk5: 1920a 1486267i bk6: 1920a 1521675i bk7: 1920a 1488263i bk8: 1888a 1519297i bk9: 1888a 1487737i bk10: 1856a 1510677i bk11: 1856a 1480702i bk12: 1856a 1521588i bk13: 1856a 1493195i bk14: 1856a 1516725i bk15: 1856a 1485412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869224
Row_Buffer_Locality_read = 0.968152
Row_Buffer_Locality_write = 0.847237
Bank_Level_Parallism = 10.409589
Bank_Level_Parallism_Col = 10.030835
Bank_Level_Parallism_Ready = 7.313518
write_to_read_ratio_blp_rw_average = 0.952693
GrpLevelPara = 3.810045 

BW Util details:
bwutil = 0.762572 
total_CMD = 2997437 
util_bw = 2285760 
Wasted_Col = 54832 
Wasted_Row = 17298 
Idle = 639547 

BW Util Bottlenecks: 
RCDc_limit = 17054 
RCDWRc_limit = 7936 
WTRc_limit = 8165 
RTWc_limit = 33111 
CCDLc_limit = 25055 
rwq = 0 
CCDLc_limit_alone = 20691 
WTRc_limit_alone = 7453 
RTWc_limit_alone = 29459 

Commands details: 
total_CMD = 2997437 
n_nop = 2387896 
Read = 30080 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 21633 
n_pre = 21617 
n_ref = 0 
n_req = 165420 
total_req = 571440 

Dual Bus Interface Util: 
issued_total_row = 43250 
issued_total_col = 571440 
Row_Bus_Util =  0.014429 
CoL_Bus_Util = 0.190643 
Either_Row_CoL_Bus_Util = 0.203354 
Issued_on_Two_Bus_Simul_Util = 0.001718 
issued_two_Eff = 0.008447 
queue_avg = 45.551365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 285721, Miss = 285721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 285718, Miss = 285718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 285721, Miss = 285720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 285720, Miss = 285720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 285720, Miss = 285720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 285718, Miss = 285718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 285716, Miss = 285716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 285714, Miss = 285713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 285710, Miss = 285710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 285712, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 285710, Miss = 285710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 285713, Miss = 285712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 285710, Miss = 285710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 285708, Miss = 285708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 285708, Miss = 285708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 285708, Miss = 285708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 285708, Miss = 285708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 285721, Miss = 285720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 285720, Miss = 285720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6857136
L2_total_cache_misses = 6857132
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 270676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=6857136
icnt_total_pkts_simt_to_mem=6857136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6857136
Req_Network_cycles = 1168835
Req_Network_injected_packets_per_cycle =       5.8666 
Req_Network_conflicts_per_cycle =       0.9663
Req_Network_conflicts_per_cycle_util =       1.0680
Req_Bank_Level_Parallism =       6.4844
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9545
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =     213.7764

Reply_Network_injected_packets_num = 6857136
Reply_Network_cycles = 1168835
Reply_Network_injected_packets_per_cycle =        5.8666
Reply_Network_conflicts_per_cycle =       10.4807
Reply_Network_conflicts_per_cycle_util =      11.5518
Reply_Bank_Level_Parallism =       6.4662
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      15.2907
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1956
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 7 min, 28 sec (11248 sec)
gpgpu_simulation_rate = 68792 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 13252427x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b11c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b110..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b108..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633a552346f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z9bc_updateiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc28 (bc_topo_base.1.sm_75.ptx:585) @%p1 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc58 (bc_topo_base.1.sm_75.ptx:592) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc88 (bc_topo_base.1.sm_75.ptx:599) @%p3 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9bc_updateiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9bc_updateiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (45113,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9bc_updateiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 203240
gpu_sim_insn = 173233510
gpu_ipc =     852.3593
gpu_tot_sim_cycle = 1372075
gpu_tot_sim_insn = 947009460
gpu_tot_ipc =     690.2024
gpu_tot_issued_cta = 135339
gpu_occupancy = 95.8355% 
gpu_tot_occupancy = 96.4127% 
max_total_param_size = 0
gpu_stall_dramfull = 13492679
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1030
partiton_level_parallism_total  =       6.0498
partiton_level_parallism_util =       7.3146
partiton_level_parallism_util_total  =       6.6123
L2_BW  =     310.2576 GB/Sec
L2_BW_total  =     264.2541 GB/Sec
gpu_total_sim_rate=69859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 283187, Miss = 283184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 325295
	L1D_cache_core[1]: Access = 277134, Miss = 277134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313375
	L1D_cache_core[2]: Access = 283769, Miss = 283769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324055
	L1D_cache_core[3]: Access = 286968, Miss = 286968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334759
	L1D_cache_core[4]: Access = 276440, Miss = 276440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313359
	L1D_cache_core[5]: Access = 287192, Miss = 287192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334962
	L1D_cache_core[6]: Access = 274694, Miss = 274694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300256
	L1D_cache_core[7]: Access = 270576, Miss = 270576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 295552
	L1D_cache_core[8]: Access = 274448, Miss = 274448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307453
	L1D_cache_core[9]: Access = 267376, Miss = 267376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296863
	L1D_cache_core[10]: Access = 267392, Miss = 267392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294793
	L1D_cache_core[11]: Access = 275496, Miss = 275496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311658
	L1D_cache_core[12]: Access = 286176, Miss = 286176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333098
	L1D_cache_core[13]: Access = 273184, Miss = 273184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309795
	L1D_cache_core[14]: Access = 273912, Miss = 273912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307457
	L1D_cache_core[15]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296479
	L1D_cache_core[16]: Access = 284480, Miss = 284480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326546
	L1D_cache_core[17]: Access = 281472, Miss = 281472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314184
	L1D_cache_core[18]: Access = 272576, Miss = 272576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303737
	L1D_cache_core[19]: Access = 280688, Miss = 280688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314961
	L1D_cache_core[20]: Access = 279712, Miss = 279712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314025
	L1D_cache_core[21]: Access = 286992, Miss = 286992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335910
	L1D_cache_core[22]: Access = 275632, Miss = 275632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308773
	L1D_cache_core[23]: Access = 276272, Miss = 276272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302630
	L1D_cache_core[24]: Access = 273004, Miss = 273004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 299415
	L1D_cache_core[25]: Access = 270164, Miss = 270162, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 299691
	L1D_cache_core[26]: Access = 273824, Miss = 273824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302743
	L1D_cache_core[27]: Access = 279464, Miss = 279464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312335
	L1D_cache_core[28]: Access = 266512, Miss = 266512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297506
	L1D_cache_core[29]: Access = 271336, Miss = 271336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298677
	L1D_total_cache_accesses = 8300744
	L1D_total_cache_misses = 8300739
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 9330342
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 802612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1353380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1804512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 802612
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8527730
ctas_completed 135339, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32885, 32876, 32876, 32876, 32876, 32876, 32876, 32876, 32794, 32794, 32794, 32794, 32794, 32794, 32794, 32794, 32705, 32705, 32705, 32705, 32705, 32705, 32705, 32705, 32860, 32860, 32860, 32860, 32860, 32860, 32860, 32860, 
gpgpu_n_tot_thrd_icount = 993206432
gpgpu_n_tot_w_icount = 31037701
gpgpu_n_stall_shd_mem = 2492897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1804511
gpgpu_n_mem_write_global = 6496232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23097694
gpgpu_n_store_insn = 69293071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 265625344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2492897
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32283360	W0_Idle:65419841	W0_Scoreboard:33974294	W1:29	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:36	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:31037629
single_issue_nums: WS0:7759465	WS1:7759436	WS2:7759400	WS3:7759400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14436088 {8:1804511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259849280 {40:6496232,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72180440 {40:1804511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51969856 {8:6496232,}
maxmflatency = 2041 
max_icnt2mem_latency = 1682 
maxmrqlatency = 3253 
max_icnt2sh_latency = 545 
averagemflatency = 1307 
avg_icnt2mem_latency = 799 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 55 
mrq_lat_table:648841 	70904 	116788 	260910 	564665 	500013 	199657 	250499 	326053 	337137 	150921 	2181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2507 	1872386 	80570 	6345280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1656393 	183802 	48856 	84542 	3119438 	3207712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1635779 	845832 	936291 	1087887 	1170377 	1398995 	1092015 	133515 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	526 	6 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13607     13572     13968     13934     13667     13670     13793     13795     13835     13738     14941     15004     13947     13944     13843     13840 
dram[1]:     13581     13594     13951     13970     13638     13660     13607     13693     13689     13768     13834     14974     13933     13982     14055     14014 
dram[2]:     13543     13591     13945     13980     13635     13630     13720     13812     13957     13708     14796     14901     13976     13973     13971     13995 
dram[3]:     13557     13561     13960     13964     13764     13711     13619     13582     13754     13766     14899     14903     13949     13959     14090     14065 
dram[4]:     13532     13512     14017     14008     13651     13713     13587     13588     13831     13839     14900     14909     13819     13830     14001     13986 
dram[5]:     13503     13539     13991     13926     13676     13707     13585     13632     13827     13805     14899     14899     13787     13764     14085     14060 
dram[6]:     13535     13528     14011     14027     13682     13720     13611     13716     13755     13843     15006     15015     13831     13867     14089     14063 
dram[7]:     13461     13479     13992     14018     13751     13663     13709     13721     13790     13689     15017     14915     13881     13880     14080     14081 
dram[8]:     13468     13470     14058     14192     13661     13611     13686     13712     13769     13685     14919     14915     13840     13833     14089     14087 
dram[9]:     13480     13482     14199     14071     13687     13689     13708     13700     13778     13719     15015     14919     13783     13752     13742     13812 
dram[10]:     13477     13477     14073     14088     13683     13697     13716     13718     13796     13702     15001     14957     13850     13798     13887     13865 
dram[11]:     13602     13578     14206     14077     13670     13655     13676     13671     13809     13822     14952     14961     13819     13805     13688     13776 
average row accesses per activate:
dram[0]: 11.354818 11.560754 12.132653 12.140912 11.886017 11.989305 12.857347 13.207659 11.750656 12.002681 11.830351 12.185665 11.940309 12.244154 12.570621 12.907905 
dram[1]: 11.361430 11.463918 11.725839 12.124405 11.807768 12.217983 12.729595 12.978292 11.712231 11.804878 12.021549 12.152485 12.143929 12.519691 12.814975 12.851986 
dram[2]: 11.303685 11.133918 12.174062 12.232511 11.654321 11.784494 13.034883 13.425150 11.891102 12.018792 11.909273 11.979866 12.193835 12.528502 12.696148 13.030746 
dram[3]: 11.643979 11.621162 12.058824 12.083333 11.699935 12.045669 13.139927 13.315516 11.843915 12.074174 11.961126 12.018182 12.127384 12.555007 13.165681 13.097866 
dram[4]: 11.339706 11.397822 11.921791 11.977838 11.761312 12.053763 12.711552 13.425150 11.695623 11.959920 11.749177 12.018182 12.337491 12.698288 12.870571 13.263785 
dram[5]: 11.133918 11.260759 11.641644 12.018194 11.669486 12.135318 12.702550 13.168869 11.975920 12.130081 11.521626 11.764668 12.086219 12.798706 13.234200 13.353338 
dram[6]: 11.666885 11.743895 11.929766 12.066982 11.854593 12.118919 12.630986 13.082421 11.833444 11.951936 11.733727 11.827038 12.337491 12.671174 12.796549 12.907905 
dram[7]: 11.434447 11.885103 12.099729 12.075152 12.176511 12.251366 12.729595 13.149560 11.701961 12.204499 11.664706 12.140817 12.261020 12.389005 12.430167 12.714286 
dram[8]: 11.575797 11.674541 11.908545 11.980524 11.854593 12.176511 12.784034 13.236900 12.016108 11.825627 12.198906 11.858472 11.948322 12.252581 12.870571 12.714286 
dram[9]: 11.325271 11.575797 11.667103 11.829576 11.925532 12.344115 12.968908 13.256467 11.991293 11.936000 12.058784 12.018182 12.127384 12.363194 12.777459 12.623405 
dram[10]: 11.168864 11.434447 11.736184 11.813908 11.886017 12.201361 12.568325 12.912887 11.740328 12.171312 11.672335 11.937793 11.844976 12.061653 12.438155 12.944727 
dram[11]: 11.575797 11.471309 11.984553 11.951775 11.624109 12.053763 12.542657 13.246676 12.080972 11.817822 11.827038 11.945783 12.363889 12.381084 12.578798 13.302691 
average row locality = 3428569/282121 = 12.152832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9345      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9392      9344      9344      9344      9344 
dram[1]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9392      9344      9344      9344      9344 
dram[2]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9390      9344      9344      9344      9344 
dram[3]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9442      9388      9388      9344      9344      9344      9344 
dram[4]:      9344      9344      9380      9380      9472      9472      9472      9472      9441      9440      9388      9388      9344      9344      9344      9344 
dram[5]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[6]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[7]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[8]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[9]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[10]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[11]:      9344      9344      9389      9388      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
total dram reads = 1804511
bank skew: 9472/9344 = 1.01
chip skew: 150385/150368 = 1.00
number of total write accesses:
dram[0]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33834     33824     33824 
dram[1]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33836     33824     33824 
dram[2]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33838     33836     33836     33824     33824 
dram[3]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33854     33832     33836     33836     33836     33824     33824 
dram[4]:     33792     33792     33820     33820     33856     33856     33856     33856     33857     33856     33836     33836     33836     33836     33824     33824 
dram[5]:     33792     33792     33820     33820     33856     33854     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[6]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[7]:     33792     33792     33820     33818     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[8]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33822 
dram[9]:     33792     33792     33820     33820     33856     33856     33856     33856     33852     33856     33836     33836     33836     33836     33820     33820 
dram[10]:     33792     33792     33820     33820     33856     33856     33852     33856     33856     33856     33836     33836     33836     33836     33820     33820 
dram[11]:     33792     33792     33824     33824     33856     33856     33856     33856     33856     33856     33836     33836     33840     33840     33820     33820 
total dram writes = 6496217
bank skew: 33857/33792 = 1.00
chip skew: 541360/541340 = 1.00
average mf latency per bank:
dram[0]:       1348      1353      1348      1353      1344      1352      1345      1352      1346      1351      1347      1352      1347      1355      1348      1355
dram[1]:       1365      1363      1364      1364      1365      1362      1365      1360      1362      1359      1363      1363      1368      1366      1368      1363
dram[2]:       1347      1358      1349      1359      1350      1358      1350      1359      1345      1356      1347      1358      1352      1361      1352      1361
dram[3]:       1207      1213      1205      1212      1206      1211      1208      1213      1205      1210      1206      1212      1209      1214      1209      1214
dram[4]:       1335      1319      1332      1318      1330      1315      1334      1318      1332      1316      1332      1318      1332      1316      1337      1320
dram[5]:       1365      1343      1365      1341      1362      1337      1363      1340      1362      1340      1365      1341      1365      1340      1366      1342
dram[6]:       1349      1372      1348      1370      1346      1366      1346      1366      1346      1368      1347      1370      1349      1369      1349      1370
dram[7]:       1310      1300      1307      1300      1304      1298      1306      1298      1306      1296      1307      1299      1307      1301      1308      1301
dram[8]:       1151      1213      1150      1213      1150      1211      1151      1212      1147      1209      1150      1212      1152      1213      1152      1213
dram[9]:       1309      1333      1306      1332      1306      1331      1312      1334      1306      1331      1305      1332      1308      1333      1315      1336
dram[10]:       1232      1203      1232      1202      1230      1198      1232      1201      1229      1199      1233      1202      1232      1200      1234      1203
dram[11]:       1330      1363      1330      1360      1326      1358      1327      1360      1326      1359      1328      1359      1328      1360      1329      1362
maximum mf latency per bank:
dram[0]:       1977      1966      1965      1989      1952      2014      1978      1991      1975      1980      1965      2010      1973      2000      1962      1993
dram[1]:       2006      1954      1965      1935      1982      1976      1997      1962      1967      1963      1970      1945      1977      1972      2000      1976
dram[2]:       1953      1959      1973      1989      1953      1986      1981      1987      1956      1985      1951      1977      1952      1990      1973      1972
dram[3]:       1764      1832      1756      1804      1757      1791      1790      1853      1794      1825      1749      1798      1770      1784      1795      1852
dram[4]:       1899      1892      1933      1949      1975      1883      1978      1905      1978      1948      1975      1957      1974      1912      1964      1894
dram[5]:       1943      1926      2024      1979      1955      1941      1963      1906      1997      1957      2041      1996      1971      1943      1976      1925
dram[6]:       1983      1980      1949      1977      1966      1962      1980      1952      1976      1972      1956      1965      1962      1962      1961      1948
dram[7]:       1896      1933      1954      1905      1931      1887      1916      1960      1885      1942      1951      1939      1953      1887      1921      1969
dram[8]:       1733      1829      1738      1819      1746      1820      1692      1849      1718      1832      1757      1832      1752      1829      1690      1836
dram[9]:       1902      1894      1890      1918      1909      1905      1919      1899      1921      1918      1903      1909      1904      1905      1909      1899
dram[10]:       1816      1795      1832      1741      1795      1762      1762      1790      1828      1798      1782      1740      1791      1771      1784      1798
dram[11]:       1976      1964      1919      1965      1974      1963      1981      1953      1959      1986      1946      1973      1909      1961      1960      1989

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785100 n_act=23533 n_pre=23517 n_ref_event=0 n_req=285725 n_rd=150385 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7864
n_activity=2954324 dram_eff=0.9366
bk0: 9345a 1957435i bk1: 9344a 1928033i bk2: 9380a 1967446i bk3: 9380a 1933278i bk4: 9472a 1971827i bk5: 9472a 1940929i bk6: 9472a 1975130i bk7: 9472a 1941672i bk8: 9444a 1970576i bk9: 9444a 1927450i bk10: 9392a 1972550i bk11: 9392a 1929482i bk12: 9344a 1975896i bk13: 9344a 1957788i bk14: 9344a 1972620i bk15: 9344a 1938714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917638
Row_Buffer_Locality_read = 0.981421
Row_Buffer_Locality_write = 0.846764
Bank_Level_Parallism = 8.989097
Bank_Level_Parallism_Col = 8.651672
Bank_Level_Parallism_Ready = 6.254624
write_to_read_ratio_blp_rw_average = 0.785440
GrpLevelPara = 3.513929 

BW Util details:
bwutil = 0.786376 
total_CMD = 3518638 
util_bw = 2766972 
Wasted_Col = 67312 
Wasted_Row = 19057 
Idle = 665297 

BW Util Bottlenecks: 
RCDc_limit = 23569 
RCDWRc_limit = 8019 
WTRc_limit = 8777 
RTWc_limit = 32666 
CCDLc_limit = 35000 
rwq = 0 
CCDLc_limit_alone = 30534 
WTRc_limit_alone = 7932 
RTWc_limit_alone = 29045 

Commands details: 
total_CMD = 3518638 
n_nop = 2785100 
Read = 150385 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 23533 
n_pre = 23517 
n_ref = 0 
n_req = 285725 
total_req = 691743 

Dual Bus Interface Util: 
issued_total_row = 47050 
issued_total_col = 691743 
Row_Bus_Util =  0.013372 
CoL_Bus_Util = 0.196594 
Either_Row_CoL_Bus_Util = 0.208472 
Issued_on_Two_Bus_Simul_Util = 0.001493 
issued_two_Eff = 0.007164 
queue_avg = 40.813862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8139
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2784997 n_act=23550 n_pre=23534 n_ref_event=0 n_req=285724 n_rd=150384 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7864
n_activity=2957208 dram_eff=0.9357
bk0: 9344a 1949929i bk1: 9344a 1931325i bk2: 9380a 1953191i bk3: 9380a 1925487i bk4: 9472a 1967506i bk5: 9472a 1923179i bk6: 9472a 1975595i bk7: 9472a 1943250i bk8: 9444a 1971323i bk9: 9444a 1936528i bk10: 9392a 1964747i bk11: 9392a 1925057i bk12: 9344a 1983895i bk13: 9344a 1955107i bk14: 9344a 1974942i bk15: 9344a 1943898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917578
Row_Buffer_Locality_read = 0.981182
Row_Buffer_Locality_write = 0.846904
Bank_Level_Parallism = 8.999297
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 6.265909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.786377 
total_CMD = 3518638 
util_bw = 2766976 
Wasted_Col = 68980 
Wasted_Row = 18673 
Idle = 664009 

BW Util Bottlenecks: 
RCDc_limit = 23931 
RCDWRc_limit = 8009 
WTRc_limit = 8458 
RTWc_limit = 32706 
CCDLc_limit = 35944 
rwq = 0 
CCDLc_limit_alone = 31597 
WTRc_limit_alone = 7737 
RTWc_limit_alone = 29080 

Commands details: 
total_CMD = 3518638 
n_nop = 2784997 
Read = 150384 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 23550 
n_pre = 23534 
n_ref = 0 
n_req = 285724 
total_req = 691744 

Dual Bus Interface Util: 
issued_total_row = 47084 
issued_total_col = 691744 
Row_Bus_Util =  0.013381 
CoL_Bus_Util = 0.196594 
Either_Row_CoL_Bus_Util = 0.208501 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.007070 
queue_avg = 40.779469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785189 n_act=23502 n_pre=23486 n_ref_event=0 n_req=285722 n_rd=150382 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7864
n_activity=2953375 dram_eff=0.9369
bk0: 9344a 1951419i bk1: 9344a 1923155i bk2: 9380a 1962681i bk3: 9380a 1925630i bk4: 9472a 1955654i bk5: 9472a 1920591i bk6: 9472a 1982651i bk7: 9472a 1947097i bk8: 9444a 1966707i bk9: 9444a 1930298i bk10: 9392a 1973790i bk11: 9390a 1944032i bk12: 9344a 1987975i bk13: 9344a 1955714i bk14: 9344a 1971846i bk15: 9344a 1933965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917745
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = 0.847118
Bank_Level_Parallism = 9.008453
Bank_Level_Parallism_Col = 8.670932
Bank_Level_Parallism_Ready = 6.266768
write_to_read_ratio_blp_rw_average = 0.785689
GrpLevelPara = 3.519961 

BW Util details:
bwutil = 0.786372 
total_CMD = 3518638 
util_bw = 2766960 
Wasted_Col = 66007 
Wasted_Row = 18363 
Idle = 667308 

BW Util Bottlenecks: 
RCDc_limit = 22896 
RCDWRc_limit = 7604 
WTRc_limit = 9251 
RTWc_limit = 31948 
CCDLc_limit = 33722 
rwq = 0 
CCDLc_limit_alone = 29274 
WTRc_limit_alone = 8333 
RTWc_limit_alone = 28418 

Commands details: 
total_CMD = 3518638 
n_nop = 2785189 
Read = 150382 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 23502 
n_pre = 23486 
n_ref = 0 
n_req = 285722 
total_req = 691740 

Dual Bus Interface Util: 
issued_total_row = 46988 
issued_total_col = 691740 
Row_Bus_Util =  0.013354 
CoL_Bus_Util = 0.196593 
Either_Row_CoL_Bus_Util = 0.208447 
Issued_on_Two_Bus_Simul_Util = 0.001500 
issued_two_Eff = 0.007198 
queue_avg = 40.831322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785498 n_act=23317 n_pre=23301 n_ref_event=0 n_req=285711 n_rd=150374 n_rd_L2_A=0 n_write=0 n_wr_bk=541346 bw_util=0.7863
n_activity=2954148 dram_eff=0.9366
bk0: 9344a 1947908i bk1: 9344a 1922846i bk2: 9380a 1951238i bk3: 9380a 1917896i bk4: 9472a 1965505i bk5: 9472a 1932255i bk6: 9472a 1985633i bk7: 9472a 1946744i bk8: 9444a 1968382i bk9: 9442a 1934494i bk10: 9388a 1983307i bk11: 9388a 1945512i bk12: 9344a 1994289i bk13: 9344a 1953503i bk14: 9344a 1973209i bk15: 9344a 1944756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918390
Row_Buffer_Locality_read = 0.981433
Row_Buffer_Locality_write = 0.848342
Bank_Level_Parallism = 8.995449
Bank_Level_Parallism_Col = 8.656027
Bank_Level_Parallism_Ready = 6.259815
write_to_read_ratio_blp_rw_average = 0.785897
GrpLevelPara = 3.519777 

BW Util details:
bwutil = 0.786350 
total_CMD = 3518638 
util_bw = 2766880 
Wasted_Col = 67214 
Wasted_Row = 17794 
Idle = 666750 

BW Util Bottlenecks: 
RCDc_limit = 22699 
RCDWRc_limit = 7872 
WTRc_limit = 9214 
RTWc_limit = 33060 
CCDLc_limit = 34729 
rwq = 0 
CCDLc_limit_alone = 29979 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 29160 

Commands details: 
total_CMD = 3518638 
n_nop = 2785498 
Read = 150374 
Write = 0 
L2_Alloc = 0 
L2_WB = 541346 
n_act = 23317 
n_pre = 23301 
n_ref = 0 
n_req = 285711 
total_req = 691720 

Dual Bus Interface Util: 
issued_total_row = 46618 
issued_total_col = 691720 
Row_Bus_Util =  0.013249 
CoL_Bus_Util = 0.196587 
Either_Row_CoL_Bus_Util = 0.208359 
Issued_on_Two_Bus_Simul_Util = 0.001477 
issued_two_Eff = 0.007090 
queue_avg = 40.847363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785112 n_act=23477 n_pre=23461 n_ref_event=0 n_req=285708 n_rd=150369 n_rd_L2_A=0 n_write=0 n_wr_bk=541353 bw_util=0.7864
n_activity=2956370 dram_eff=0.9359
bk0: 9344a 1952348i bk1: 9344a 1928806i bk2: 9380a 1954872i bk3: 9380a 1939633i bk4: 9472a 1966698i bk5: 9472a 1943848i bk6: 9472a 1989789i bk7: 9472a 1959412i bk8: 9441a 1990312i bk9: 9440a 1950553i bk10: 9388a 1975932i bk11: 9388a 1949938i bk12: 9344a 2006774i bk13: 9344a 1963874i bk14: 9344a 1988121i bk15: 9344a 1944964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917829
Row_Buffer_Locality_read = 0.981359
Row_Buffer_Locality_write = 0.847243
Bank_Level_Parallism = 8.937683
Bank_Level_Parallism_Col = 8.599722
Bank_Level_Parallism_Ready = 6.216771
write_to_read_ratio_blp_rw_average = 0.785805
GrpLevelPara = 3.510658 

BW Util details:
bwutil = 0.786352 
total_CMD = 3518638 
util_bw = 2766888 
Wasted_Col = 69128 
Wasted_Row = 18081 
Idle = 664541 

BW Util Bottlenecks: 
RCDc_limit = 23732 
RCDWRc_limit = 7677 
WTRc_limit = 8341 
RTWc_limit = 34694 
CCDLc_limit = 35733 
rwq = 0 
CCDLc_limit_alone = 30980 
WTRc_limit_alone = 7530 
RTWc_limit_alone = 30752 

Commands details: 
total_CMD = 3518638 
n_nop = 2785112 
Read = 150369 
Write = 0 
L2_Alloc = 0 
L2_WB = 541353 
n_act = 23477 
n_pre = 23461 
n_ref = 0 
n_req = 285708 
total_req = 691722 

Dual Bus Interface Util: 
issued_total_row = 46938 
issued_total_col = 691722 
Row_Bus_Util =  0.013340 
CoL_Bus_Util = 0.196588 
Either_Row_CoL_Bus_Util = 0.208469 
Issued_on_Two_Bus_Simul_Util = 0.001459 
issued_two_Eff = 0.006999 
queue_avg = 40.835251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2784892 n_act=23562 n_pre=23546 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7863
n_activity=2955259 dram_eff=0.9363
bk0: 9344a 1951223i bk1: 9344a 1932303i bk2: 9380a 1960257i bk3: 9380a 1935694i bk4: 9472a 1980250i bk5: 9472a 1950893i bk6: 9472a 1987094i bk7: 9472a 1957866i bk8: 9440a 1990187i bk9: 9440a 1956884i bk10: 9388a 1985089i bk11: 9388a 1964997i bk12: 9344a 1996876i bk13: 9344a 1969123i bk14: 9344a 1997105i bk15: 9344a 1958122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917531
Row_Buffer_Locality_read = 0.981439
Row_Buffer_Locality_write = 0.846525
Bank_Level_Parallism = 8.911847
Bank_Level_Parallism_Col = 8.575852
Bank_Level_Parallism_Ready = 6.199055
write_to_read_ratio_blp_rw_average = 0.784965
GrpLevelPara = 3.508860 

BW Util details:
bwutil = 0.786347 
total_CMD = 3518638 
util_bw = 2766872 
Wasted_Col = 69649 
Wasted_Row = 18252 
Idle = 663865 

BW Util Bottlenecks: 
RCDc_limit = 23549 
RCDWRc_limit = 7910 
WTRc_limit = 9170 
RTWc_limit = 32373 
CCDLc_limit = 36173 
rwq = 0 
CCDLc_limit_alone = 31567 
WTRc_limit_alone = 8401 
RTWc_limit_alone = 28536 

Commands details: 
total_CMD = 3518638 
n_nop = 2784892 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23562 
n_pre = 23546 
n_ref = 0 
n_req = 285706 
total_req = 691718 

Dual Bus Interface Util: 
issued_total_row = 47108 
issued_total_col = 691718 
Row_Bus_Util =  0.013388 
CoL_Bus_Util = 0.196587 
Either_Row_CoL_Bus_Util = 0.208531 
Issued_on_Two_Bus_Simul_Util = 0.001444 
issued_two_Eff = 0.006923 
queue_avg = 40.778961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.779
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785300 n_act=23456 n_pre=23440 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541352 bw_util=0.7863
n_activity=2953583 dram_eff=0.9368
bk0: 9344a 1954241i bk1: 9344a 1920553i bk2: 9380a 1952913i bk3: 9380a 1930733i bk4: 9472a 1968301i bk5: 9472a 1943125i bk6: 9472a 1985088i bk7: 9472a 1952541i bk8: 9440a 1989532i bk9: 9440a 1951819i bk10: 9388a 1962832i bk11: 9388a 1939821i bk12: 9344a 1994261i bk13: 9344a 1962280i bk14: 9344a 1975666i bk15: 9344a 1941508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917902
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = 0.847316
Bank_Level_Parallism = 8.971690
Bank_Level_Parallism_Col = 8.638663
Bank_Level_Parallism_Ready = 6.238822
write_to_read_ratio_blp_rw_average = 0.786094
GrpLevelPara = 3.517756 

BW Util details:
bwutil = 0.786350 
total_CMD = 3518638 
util_bw = 2766880 
Wasted_Col = 66805 
Wasted_Row = 18761 
Idle = 666192 

BW Util Bottlenecks: 
RCDc_limit = 22589 
RCDWRc_limit = 8022 
WTRc_limit = 8257 
RTWc_limit = 32685 
CCDLc_limit = 34453 
rwq = 0 
CCDLc_limit_alone = 30147 
WTRc_limit_alone = 7426 
RTWc_limit_alone = 29210 

Commands details: 
total_CMD = 3518638 
n_nop = 2785300 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541352 
n_act = 23456 
n_pre = 23440 
n_ref = 0 
n_req = 285706 
total_req = 691720 

Dual Bus Interface Util: 
issued_total_row = 46896 
issued_total_col = 691720 
Row_Bus_Util =  0.013328 
CoL_Bus_Util = 0.196587 
Either_Row_CoL_Bus_Util = 0.208415 
Issued_on_Two_Bus_Simul_Util = 0.001500 
issued_two_Eff = 0.007197 
queue_avg = 40.870972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.871
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785345 n_act=23432 n_pre=23416 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7863
n_activity=2953373 dram_eff=0.9369
bk0: 9344a 1945630i bk1: 9344a 1916820i bk2: 9380a 1961510i bk3: 9380a 1935844i bk4: 9472a 1970247i bk5: 9472a 1933788i bk6: 9472a 1986038i bk7: 9472a 1965884i bk8: 9440a 1989396i bk9: 9440a 1953394i bk10: 9388a 1980357i bk11: 9388a 1947343i bk12: 9344a 1990595i bk13: 9344a 1954601i bk14: 9344a 1976841i bk15: 9344a 1944135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917986
Row_Buffer_Locality_read = 0.981372
Row_Buffer_Locality_write = 0.847559
Bank_Level_Parallism = 8.968702
Bank_Level_Parallism_Col = 8.633182
Bank_Level_Parallism_Ready = 6.235893
write_to_read_ratio_blp_rw_average = 0.786418
GrpLevelPara = 3.523921 

BW Util details:
bwutil = 0.786347 
total_CMD = 3518638 
util_bw = 2766872 
Wasted_Col = 65327 
Wasted_Row = 18880 
Idle = 667559 

BW Util Bottlenecks: 
RCDc_limit = 22984 
RCDWRc_limit = 7778 
WTRc_limit = 8259 
RTWc_limit = 32569 
CCDLc_limit = 33201 
rwq = 0 
CCDLc_limit_alone = 28678 
WTRc_limit_alone = 7510 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 3518638 
n_nop = 2785345 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23432 
n_pre = 23416 
n_ref = 0 
n_req = 285706 
total_req = 691718 

Dual Bus Interface Util: 
issued_total_row = 46848 
issued_total_col = 691718 
Row_Bus_Util =  0.013314 
CoL_Bus_Util = 0.196587 
Either_Row_CoL_Bus_Util = 0.208403 
Issued_on_Two_Bus_Simul_Util = 0.001499 
issued_two_Eff = 0.007191 
queue_avg = 40.904377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2784929 n_act=23490 n_pre=23474 n_ref_event=0 n_req=285714 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7864
n_activity=2956524 dram_eff=0.9359
bk0: 9344a 1948685i bk1: 9344a 1928512i bk2: 9384a 1959354i bk3: 9384a 1936965i bk4: 9472a 1964413i bk5: 9472a 1939428i bk6: 9472a 1972847i bk7: 9472a 1945983i bk8: 9440a 1964693i bk9: 9440a 1941181i bk10: 9388a 1964623i bk11: 9388a 1946519i bk12: 9344a 1980396i bk13: 9344a 1955303i bk14: 9344a 1959807i bk15: 9344a 1940139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917785
Row_Buffer_Locality_read = 0.981307
Row_Buffer_Locality_write = 0.847205
Bank_Level_Parallism = 8.988048
Bank_Level_Parallism_Col = 8.659626
Bank_Level_Parallism_Ready = 6.260071
write_to_read_ratio_blp_rw_average = 0.785030
GrpLevelPara = 3.511123 

BW Util details:
bwutil = 0.786357 
total_CMD = 3518638 
util_bw = 2766904 
Wasted_Col = 68954 
Wasted_Row = 19292 
Idle = 663488 

BW Util Bottlenecks: 
RCDc_limit = 24159 
RCDWRc_limit = 8124 
WTRc_limit = 8849 
RTWc_limit = 32194 
CCDLc_limit = 35871 
rwq = 0 
CCDLc_limit_alone = 31226 
WTRc_limit_alone = 8010 
RTWc_limit_alone = 28388 

Commands details: 
total_CMD = 3518638 
n_nop = 2784929 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23490 
n_pre = 23474 
n_ref = 0 
n_req = 285714 
total_req = 691726 

Dual Bus Interface Util: 
issued_total_row = 46964 
issued_total_col = 691726 
Row_Bus_Util =  0.013347 
CoL_Bus_Util = 0.196589 
Either_Row_CoL_Bus_Util = 0.208521 
Issued_on_Two_Bus_Simul_Util = 0.001416 
issued_two_Eff = 0.006789 
queue_avg = 40.811005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.811
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785017 n_act=23507 n_pre=23491 n_ref_event=0 n_req=285711 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7863
n_activity=2954248 dram_eff=0.9366
bk0: 9344a 1966422i bk1: 9344a 1933570i bk2: 9384a 1957993i bk3: 9384a 1917923i bk4: 9472a 1972565i bk5: 9472a 1947602i bk6: 9472a 1987481i bk7: 9472a 1950694i bk8: 9440a 1973137i bk9: 9440a 1936945i bk10: 9388a 1972756i bk11: 9388a 1940550i bk12: 9344a 1987583i bk13: 9344a 1945405i bk14: 9344a 1973066i bk15: 9344a 1933623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917725
Row_Buffer_Locality_read = 0.981187
Row_Buffer_Locality_write = 0.847209
Bank_Level_Parallism = 8.970928
Bank_Level_Parallism_Col = 8.638841
Bank_Level_Parallism_Ready = 6.245081
write_to_read_ratio_blp_rw_average = 0.784989
GrpLevelPara = 3.510124 

BW Util details:
bwutil = 0.786345 
total_CMD = 3518638 
util_bw = 2766864 
Wasted_Col = 69005 
Wasted_Row = 18694 
Idle = 664075 

BW Util Bottlenecks: 
RCDc_limit = 24018 
RCDWRc_limit = 7623 
WTRc_limit = 8437 
RTWc_limit = 33166 
CCDLc_limit = 35992 
rwq = 0 
CCDLc_limit_alone = 31457 
WTRc_limit_alone = 7686 
RTWc_limit_alone = 29382 

Commands details: 
total_CMD = 3518638 
n_nop = 2785017 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 23507 
n_pre = 23491 
n_ref = 0 
n_req = 285711 
total_req = 691716 

Dual Bus Interface Util: 
issued_total_row = 46998 
issued_total_col = 691716 
Row_Bus_Util =  0.013357 
CoL_Bus_Util = 0.196586 
Either_Row_CoL_Bus_Util = 0.208496 
Issued_on_Two_Bus_Simul_Util = 0.001447 
issued_two_Eff = 0.006942 
queue_avg = 40.791927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7919
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2784521 n_act=23779 n_pre=23763 n_ref_event=0 n_req=285711 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7863
n_activity=2955111 dram_eff=0.9363
bk0: 9344a 1953623i bk1: 9344a 1929039i bk2: 9384a 1955297i bk3: 9384a 1930810i bk4: 9472a 1985210i bk5: 9472a 1946693i bk6: 9472a 1988112i bk7: 9472a 1957326i bk8: 9440a 1999214i bk9: 9440a 1960037i bk10: 9388a 1973119i bk11: 9388a 1950690i bk12: 9344a 1988786i bk13: 9344a 1961747i bk14: 9344a 1985123i bk15: 9344a 1947804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916773
Row_Buffer_Locality_read = 0.981260
Row_Buffer_Locality_write = 0.845118
Bank_Level_Parallism = 8.940712
Bank_Level_Parallism_Col = 8.603331
Bank_Level_Parallism_Ready = 6.212575
write_to_read_ratio_blp_rw_average = 0.786156
GrpLevelPara = 3.517596 

BW Util details:
bwutil = 0.786345 
total_CMD = 3518638 
util_bw = 2766864 
Wasted_Col = 67079 
Wasted_Row = 18875 
Idle = 665820 

BW Util Bottlenecks: 
RCDc_limit = 23530 
RCDWRc_limit = 8074 
WTRc_limit = 8162 
RTWc_limit = 33939 
CCDLc_limit = 34165 
rwq = 0 
CCDLc_limit_alone = 29508 
WTRc_limit_alone = 7402 
RTWc_limit_alone = 30042 

Commands details: 
total_CMD = 3518638 
n_nop = 2784521 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 23779 
n_pre = 23763 
n_ref = 0 
n_req = 285711 
total_req = 691716 

Dual Bus Interface Util: 
issued_total_row = 47542 
issued_total_col = 691716 
Row_Bus_Util =  0.013511 
CoL_Bus_Util = 0.196586 
Either_Row_CoL_Bus_Util = 0.208637 
Issued_on_Two_Bus_Simul_Util = 0.001461 
issued_two_Eff = 0.007003 
queue_avg = 40.831600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3518638 n_nop=2785062 n_act=23516 n_pre=23500 n_ref_event=0 n_req=285725 n_rd=150385 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7864
n_activity=2956244 dram_eff=0.936
bk0: 9344a 1944179i bk1: 9344a 1919394i bk2: 9389a 1948281i bk3: 9388a 1932587i bk4: 9472a 1972408i bk5: 9472a 1944218i bk6: 9472a 1981402i bk7: 9472a 1945544i bk8: 9440a 1979136i bk9: 9440a 1945373i bk10: 9388a 1971709i bk11: 9388a 1938944i bk12: 9344a 1983293i bk13: 9344a 1952701i bk14: 9344a 1976977i bk15: 9344a 1943532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917697
Row_Buffer_Locality_read = 0.981108
Row_Buffer_Locality_write = 0.847237
Bank_Level_Parallism = 8.983100
Bank_Level_Parallism_Col = 8.651942
Bank_Level_Parallism_Ready = 6.253778
write_to_read_ratio_blp_rw_average = 0.785891
GrpLevelPara = 3.519800 

BW Util details:
bwutil = 0.786378 
total_CMD = 3518638 
util_bw = 2766980 
Wasted_Col = 67508 
Wasted_Row = 19431 
Idle = 664719 

BW Util Bottlenecks: 
RCDc_limit = 23820 
RCDWRc_limit = 7936 
WTRc_limit = 8165 
RTWc_limit = 33111 
CCDLc_limit = 34181 
rwq = 0 
CCDLc_limit_alone = 29817 
WTRc_limit_alone = 7453 
RTWc_limit_alone = 29459 

Commands details: 
total_CMD = 3518638 
n_nop = 2785062 
Read = 150385 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 23516 
n_pre = 23500 
n_ref = 0 
n_req = 285725 
total_req = 691745 

Dual Bus Interface Util: 
issued_total_row = 47016 
issued_total_col = 691745 
Row_Bus_Util =  0.013362 
CoL_Bus_Util = 0.196595 
Either_Row_CoL_Bus_Util = 0.208483 
Issued_on_Two_Bus_Simul_Util = 0.001474 
issued_two_Eff = 0.007068 
queue_avg = 40.889015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 345873, Miss = 345873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 345870, Miss = 345870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 345873, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 345868, Miss = 345868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 345864, Miss = 345864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 345862, Miss = 345861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 345858, Miss = 345858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 345858, Miss = 345858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 345865, Miss = 345864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 345862, Miss = 345862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 345874, Miss = 345873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8300743
L2_total_cache_misses = 8300739
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1353380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1804511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.194
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=8300743
icnt_total_pkts_simt_to_mem=8300743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8300743
Req_Network_cycles = 1372075
Req_Network_injected_packets_per_cycle =       6.0498 
Req_Network_conflicts_per_cycle =       1.0478
Req_Network_conflicts_per_cycle_util =       1.1457
Req_Bank_Level_Parallism =       6.6149
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9278
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =     182.1544

Reply_Network_injected_packets_num = 8300743
Reply_Network_cycles = 1372075
Reply_Network_injected_packets_per_cycle =        6.0498
Reply_Network_conflicts_per_cycle =       10.5166
Reply_Network_conflicts_per_cycle_util =      11.4691
Reply_Bank_Level_Parallism =       6.5977
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      13.3732
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2017
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 45 min, 56 sec (13556 sec)
gpgpu_simulation_rate = 69859 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b08c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b080..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b078..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b088..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b070..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b068..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b060..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b058..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd98c9b140..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd98c9b050..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633a55232ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d8 (bc_topo_base.1.sm_75.ptx:402) @%p1 bra $L__BB2_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe0 (bc_topo_base.1.sm_75.ptx:561) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x840 (bc_topo_base.1.sm_75.ptx:416) @%p2 bra $L__BB2_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x888 (bc_topo_base.1.sm_75.ptx:426) @%p3 bra $L__BB2_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x950 (bc_topo_base.1.sm_75.ptx:460) not.b32 %r30, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d0 (bc_topo_base.1.sm_75.ptx:439) @%p4 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (bc_topo_base.1.sm_75.ptx:453) add.s32 %r46, %r46, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x948 (bc_topo_base.1.sm_75.ptx:457) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x950 (bc_topo_base.1.sm_75.ptx:460) not.b32 %r30, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x968 (bc_topo_base.1.sm_75.ptx:463) @%p6 bra $L__BB2_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9a8 (bc_topo_base.1.sm_75.ptx:474) @%p7 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (bc_topo_base.1.sm_75.ptx:488) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa28 (bc_topo_base.1.sm_75.ptx:493) @%p8 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_topo_base.1.sm_75.ptx:507) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaa8 (bc_topo_base.1.sm_75.ptx:512) @%p9 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (bc_topo_base.1.sm_75.ptx:526) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb28 (bc_topo_base.1.sm_75.ptx:531) @%p10 bra $L__BB2_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (bc_topo_base.1.sm_75.ptx:545) add.s32 %r46, %r46, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb98 (bc_topo_base.1.sm_75.ptx:548) @%p11 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 6523
gpu_sim_insn = 5396
gpu_ipc =       0.8272
gpu_tot_sim_cycle = 1378598
gpu_tot_sim_insn = 947014856
gpu_tot_ipc =     686.9406
gpu_tot_issued_cta = 135340
gpu_occupancy = 4.8139% 
gpu_tot_occupancy = 96.4093% 
max_total_param_size = 0
gpu_stall_dramfull = 13492679
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0008
partiton_level_parallism_total  =       6.0212
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       6.6123
L2_BW  =       0.0335 GB/Sec
L2_BW_total  =     263.0039 GB/Sec
gpu_total_sim_rate=69833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 283187, Miss = 283184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 325295
	L1D_cache_core[1]: Access = 277134, Miss = 277134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313375
	L1D_cache_core[2]: Access = 283769, Miss = 283769, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324055
	L1D_cache_core[3]: Access = 286968, Miss = 286968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334759
	L1D_cache_core[4]: Access = 276440, Miss = 276440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313359
	L1D_cache_core[5]: Access = 287192, Miss = 287192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334962
	L1D_cache_core[6]: Access = 274694, Miss = 274694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300256
	L1D_cache_core[7]: Access = 270582, Miss = 270580, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 295552
	L1D_cache_core[8]: Access = 274448, Miss = 274448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307453
	L1D_cache_core[9]: Access = 267376, Miss = 267376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296863
	L1D_cache_core[10]: Access = 267392, Miss = 267392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294793
	L1D_cache_core[11]: Access = 275496, Miss = 275496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311658
	L1D_cache_core[12]: Access = 286176, Miss = 286176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333098
	L1D_cache_core[13]: Access = 273184, Miss = 273184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309795
	L1D_cache_core[14]: Access = 273912, Miss = 273912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307457
	L1D_cache_core[15]: Access = 270672, Miss = 270672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296479
	L1D_cache_core[16]: Access = 284480, Miss = 284480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326546
	L1D_cache_core[17]: Access = 281472, Miss = 281472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314184
	L1D_cache_core[18]: Access = 272576, Miss = 272576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303737
	L1D_cache_core[19]: Access = 280688, Miss = 280688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314961
	L1D_cache_core[20]: Access = 279712, Miss = 279712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314025
	L1D_cache_core[21]: Access = 286992, Miss = 286992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335910
	L1D_cache_core[22]: Access = 275632, Miss = 275632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308773
	L1D_cache_core[23]: Access = 276272, Miss = 276272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302630
	L1D_cache_core[24]: Access = 273004, Miss = 273004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 299415
	L1D_cache_core[25]: Access = 270164, Miss = 270162, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 299691
	L1D_cache_core[26]: Access = 273824, Miss = 273824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302743
	L1D_cache_core[27]: Access = 279464, Miss = 279464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312335
	L1D_cache_core[28]: Access = 266512, Miss = 266512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297506
	L1D_cache_core[29]: Access = 271336, Miss = 271336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298677
	L1D_total_cache_accesses = 8300750
	L1D_total_cache_misses = 8300743
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 2
	L1D_total_cache_reservation_fails = 9330342
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 802612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1353380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1804516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496234

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 802612
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8527730
ctas_completed 135340, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32885, 32876, 32876, 32876, 32876, 32876, 32876, 32876, 32794, 32794, 32794, 32794, 32794, 32794, 32794, 32794, 32705, 32705, 32705, 32705, 32705, 32705, 32705, 32705, 32860, 32860, 32860, 32860, 32860, 32860, 32860, 32860, 
gpgpu_n_tot_thrd_icount = 993212480
gpgpu_n_tot_w_icount = 31037890
gpgpu_n_stall_shd_mem = 2492897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1804514
gpgpu_n_mem_write_global = 6496234
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23097698
gpgpu_n_store_insn = 69293073
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 265627904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2492897
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32283572	W0_Idle:65424312	W0_Scoreboard:33975510	W1:50	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:36	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:31037797
single_issue_nums: WS0:7759528	WS1:7759478	WS2:7759442	WS3:7759442	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14436112 {8:1804514,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259849360 {40:6496234,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72180560 {40:1804514,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51969872 {8:6496234,}
maxmflatency = 2041 
max_icnt2mem_latency = 1682 
maxmrqlatency = 3253 
max_icnt2sh_latency = 545 
averagemflatency = 1307 
avg_icnt2mem_latency = 799 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 55 
mrq_lat_table:648844 	70904 	116788 	260910 	564665 	500013 	199657 	250499 	326053 	337137 	150921 	2181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2509 	1872389 	80570 	6345280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1656398 	183802 	48856 	84542 	3119438 	3207712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1635784 	845832 	936291 	1087887 	1170377 	1398995 	1092015 	133515 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	528 	6 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13607     13572     13968     13934     13667     13670     13793     13795     13835     13738     14941     15004     13947     13944     13843     13840 
dram[1]:     13581     13594     13951     13970     13638     13660     13607     13693     13689     13768     13834     14974     13933     13982     14055     14014 
dram[2]:     13543     13591     13945     13980     13635     13630     13720     13812     13957     13708     14796     14901     13976     13973     13971     13995 
dram[3]:     13557     13561     13960     13964     13764     13711     13619     13582     13754     13766     14899     14903     13949     13959     14090     14065 
dram[4]:     13532     13512     14017     14008     13651     13713     13587     13588     13831     13839     14900     14909     13819     13830     14001     13986 
dram[5]:     13503     13539     13991     13926     13676     13707     13585     13632     13827     13805     14899     14899     13787     13764     14085     14060 
dram[6]:     13535     13528     14011     14027     13682     13720     13611     13716     13755     13843     15006     15015     13831     13867     14089     14063 
dram[7]:     13461     13479     13992     14018     13751     13663     13709     13721     13790     13689     15017     14915     13881     13880     14080     14081 
dram[8]:     13468     13470     14058     14192     13661     13611     13686     13712     13769     13685     14919     14915     13840     13833     14089     14087 
dram[9]:     13480     13482     14199     14071     13687     13689     13708     13700     13778     13719     15015     14919     13783     13752     13742     13812 
dram[10]:     13477     13477     14073     14088     13683     13697     13716     13718     13796     13702     15001     14957     13850     13798     13887     13865 
dram[11]:     13602     13578     14206     14077     13670     13655     13676     13671     13809     13822     14952     14961     13819     13805     13688     13776 
average row accesses per activate:
dram[0]: 11.348214 11.560754 12.132653 12.140912 11.886017 11.989305 12.857347 13.207659 11.750656 12.002681 11.830351 12.185665 11.940309 12.244154 12.570621 12.907905 
dram[1]: 11.361430 11.463918 11.725839 12.124405 11.807768 12.217983 12.729595 12.978292 11.712231 11.804878 12.021549 12.152485 12.143929 12.519691 12.814975 12.851986 
dram[2]: 11.303685 11.133918 12.174062 12.232511 11.654321 11.784494 13.034883 13.425150 11.891102 12.018792 11.909273 11.979866 12.193835 12.528502 12.696148 13.030746 
dram[3]: 11.643979 11.621162 12.058824 12.083333 11.699935 12.045669 13.139927 13.315516 11.843915 12.074174 11.961796 12.018182 12.127384 12.555007 13.165681 13.097866 
dram[4]: 11.339706 11.397822 11.921791 11.977838 11.761312 12.053763 12.711552 13.425150 11.695623 11.959920 11.749177 12.018182 12.337491 12.698288 12.870571 13.263785 
dram[5]: 11.133918 11.260759 11.641644 12.018194 11.669486 12.135318 12.702550 13.168869 11.975920 12.130081 11.521626 11.764668 12.086219 12.798706 13.234200 13.353338 
dram[6]: 11.666885 11.743895 11.929766 12.066982 11.854593 12.118919 12.630986 13.082421 11.833444 11.951936 11.733727 11.827038 12.337491 12.671174 12.796549 12.907905 
dram[7]: 11.434447 11.885103 12.099729 12.075152 12.176511 12.251366 12.729595 13.149560 11.701961 12.204499 11.664706 12.140817 12.261020 12.389005 12.430167 12.714286 
dram[8]: 11.575797 11.674541 11.908545 11.980524 11.854593 12.176511 12.784034 13.236900 12.016108 11.825627 12.198906 11.858472 11.948322 12.252581 12.870571 12.714286 
dram[9]: 11.325271 11.575797 11.667103 11.829576 11.925532 12.344115 12.968908 13.256467 11.991293 11.936000 12.058784 12.018182 12.127384 12.363194 12.777459 12.623405 
dram[10]: 11.168864 11.434447 11.736184 11.813908 11.886017 12.201361 12.568325 12.912887 11.740328 12.171312 11.672335 11.937793 11.844976 12.061653 12.438155 12.944727 
dram[11]: 11.575797 11.471309 11.984553 11.951775 11.624109 12.053763 12.542657 13.246676 12.080972 11.817822 11.827038 11.945783 12.356003 12.381084 12.578798 13.302691 
average row locality = 3428572/282123 = 12.152756
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9346      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9392      9344      9344      9344      9344 
dram[1]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9392      9344      9344      9344      9344 
dram[2]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9444      9392      9390      9344      9344      9344      9344 
dram[3]:      9344      9344      9380      9380      9472      9472      9472      9472      9444      9442      9389      9388      9344      9344      9344      9344 
dram[4]:      9344      9344      9380      9380      9472      9472      9472      9472      9441      9440      9388      9388      9344      9344      9344      9344 
dram[5]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[6]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[7]:      9344      9344      9380      9380      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[8]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[9]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[10]:      9344      9344      9384      9384      9472      9472      9472      9472      9440      9440      9388      9388      9344      9344      9344      9344 
dram[11]:      9344      9344      9389      9388      9472      9472      9472      9472      9440      9440      9388      9388      9345      9344      9344      9344 
total dram reads = 1804514
bank skew: 9472/9344 = 1.01
chip skew: 150386/150368 = 1.00
number of total write accesses:
dram[0]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33834     33824     33824 
dram[1]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33840     33836     33836     33824     33824 
dram[2]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33840     33838     33836     33836     33824     33824 
dram[3]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33854     33832     33836     33836     33836     33824     33824 
dram[4]:     33792     33792     33820     33820     33856     33856     33856     33856     33857     33856     33836     33836     33836     33836     33824     33824 
dram[5]:     33792     33792     33820     33820     33856     33854     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[6]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[7]:     33792     33792     33820     33818     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33824 
dram[8]:     33792     33792     33820     33820     33856     33856     33856     33856     33856     33856     33836     33836     33836     33836     33824     33822 
dram[9]:     33792     33792     33820     33820     33856     33856     33856     33856     33852     33856     33836     33836     33836     33836     33820     33820 
dram[10]:     33792     33792     33820     33820     33856     33856     33852     33856     33856     33856     33836     33836     33836     33836     33820     33820 
dram[11]:     33792     33792     33824     33824     33856     33856     33856     33856     33856     33856     33836     33836     33840     33840     33820     33820 
total dram writes = 6496217
bank skew: 33857/33792 = 1.00
chip skew: 541360/541340 = 1.00
average mf latency per bank:
dram[0]:       1348      1353      1348      1353      1344      1352      1345      1352      1346      1351      1347      1352      1347      1355      1348      1355
dram[1]:       1365      1363      1364      1364      1365      1362      1365      1360      1362      1359      1363      1363      1368      1366      1368      1363
dram[2]:       1347      1358      1349      1359      1350      1358      1350      1359      1345      1356      1347      1358      1352      1361      1352      1361
dram[3]:       1207      1213      1205      1212      1206      1211      1208      1213      1205      1210      1206      1212      1209      1214      1209      1214
dram[4]:       1335      1319      1332      1318      1330      1315      1334      1318      1332      1316      1332      1318      1332      1316      1337      1320
dram[5]:       1365      1343      1365      1341      1362      1337      1363      1340      1362      1340      1365      1341      1365      1340      1366      1342
dram[6]:       1349      1372      1348      1370      1346      1366      1346      1366      1346      1368      1347      1370      1349      1369      1349      1370
dram[7]:       1310      1300      1307      1300      1304      1298      1306      1298      1306      1296      1307      1299      1307      1301      1308      1301
dram[8]:       1151      1213      1150      1213      1150      1211      1151      1212      1147      1209      1150      1212      1152      1213      1152      1213
dram[9]:       1309      1333      1306      1332      1306      1331      1312      1334      1306      1331      1305      1332      1308      1333      1315      1336
dram[10]:       1232      1203      1232      1202      1230      1198      1232      1201      1229      1199      1233      1202      1232      1200      1234      1203
dram[11]:       1330      1363      1330      1360      1326      1358      1327      1360      1326      1359      1328      1359      1328      1360      1329      1362
maximum mf latency per bank:
dram[0]:       1977      1966      1965      1989      1952      2014      1978      1991      1975      1980      1965      2010      1973      2000      1962      1993
dram[1]:       2006      1954      1965      1935      1982      1976      1997      1962      1967      1963      1970      1945      1977      1972      2000      1976
dram[2]:       1953      1959      1973      1989      1953      1986      1981      1987      1956      1985      1951      1977      1952      1990      1973      1972
dram[3]:       1764      1832      1756      1804      1757      1791      1790      1853      1794      1825      1749      1798      1770      1784      1795      1852
dram[4]:       1899      1892      1933      1949      1975      1883      1978      1905      1978      1948      1975      1957      1974      1912      1964      1894
dram[5]:       1943      1926      2024      1979      1955      1941      1963      1906      1997      1957      2041      1996      1971      1943      1976      1925
dram[6]:       1983      1980      1949      1977      1966      1962      1980      1952      1976      1972      1956      1965      1962      1962      1961      1948
dram[7]:       1896      1933      1954      1905      1931      1887      1916      1960      1885      1942      1951      1939      1953      1887      1921      1969
dram[8]:       1733      1829      1738      1819      1746      1820      1692      1849      1718      1832      1757      1832      1752      1829      1690      1836
dram[9]:       1902      1894      1890      1918      1909      1905      1919      1899      1921      1918      1903      1909      1904      1905      1909      1899
dram[10]:       1816      1795      1832      1741      1795      1762      1762      1790      1828      1798      1782      1740      1791      1771      1784      1798
dram[11]:       1976      1964      1919      1965      1974      1963      1981      1953      1959      1986      1946      1973      1909      1961      1960      1989

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801823 n_act=23534 n_pre=23518 n_ref_event=0 n_req=285726 n_rd=150386 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7827
n_activity=2954426 dram_eff=0.9366
bk0: 9346a 1974113i bk1: 9344a 1944758i bk2: 9380a 1984172i bk3: 9380a 1950004i bk4: 9472a 1988553i bk5: 9472a 1957655i bk6: 9472a 1991856i bk7: 9472a 1958398i bk8: 9444a 1987302i bk9: 9444a 1944176i bk10: 9392a 1989276i bk11: 9392a 1946208i bk12: 9344a 1992622i bk13: 9344a 1974514i bk14: 9344a 1989346i bk15: 9344a 1955440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917634
Row_Buffer_Locality_read = 0.981414
Row_Buffer_Locality_write = 0.846764
Bank_Level_Parallism = 8.988958
Bank_Level_Parallism_Col = 8.651607
Bank_Level_Parallism_Ready = 6.254616
write_to_read_ratio_blp_rw_average = 0.785434
GrpLevelPara = 3.513907 

BW Util details:
bwutil = 0.782657 
total_CMD = 3535364 
util_bw = 2766976 
Wasted_Col = 67336 
Wasted_Row = 19081 
Idle = 681971 

BW Util Bottlenecks: 
RCDc_limit = 23593 
RCDWRc_limit = 8019 
WTRc_limit = 8777 
RTWc_limit = 32666 
CCDLc_limit = 35000 
rwq = 0 
CCDLc_limit_alone = 30534 
WTRc_limit_alone = 7932 
RTWc_limit_alone = 29045 

Commands details: 
total_CMD = 3535364 
n_nop = 2801823 
Read = 150386 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 23534 
n_pre = 23518 
n_ref = 0 
n_req = 285726 
total_req = 691744 

Dual Bus Interface Util: 
issued_total_row = 47052 
issued_total_col = 691744 
Row_Bus_Util =  0.013309 
CoL_Bus_Util = 0.195664 
Either_Row_CoL_Bus_Util = 0.207487 
Issued_on_Two_Bus_Simul_Util = 0.001486 
issued_two_Eff = 0.007164 
queue_avg = 40.620770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801723 n_act=23550 n_pre=23534 n_ref_event=0 n_req=285724 n_rd=150384 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7827
n_activity=2957208 dram_eff=0.9357
bk0: 9344a 1966655i bk1: 9344a 1948051i bk2: 9380a 1969917i bk3: 9380a 1942213i bk4: 9472a 1984232i bk5: 9472a 1939905i bk6: 9472a 1992321i bk7: 9472a 1959976i bk8: 9444a 1988049i bk9: 9444a 1953254i bk10: 9392a 1981473i bk11: 9392a 1941783i bk12: 9344a 2000621i bk13: 9344a 1971833i bk14: 9344a 1991668i bk15: 9344a 1960624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917578
Row_Buffer_Locality_read = 0.981182
Row_Buffer_Locality_write = 0.846904
Bank_Level_Parallism = 8.999297
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 6.265909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.782657 
total_CMD = 3535364 
util_bw = 2766976 
Wasted_Col = 68980 
Wasted_Row = 18673 
Idle = 680735 

BW Util Bottlenecks: 
RCDc_limit = 23931 
RCDWRc_limit = 8009 
WTRc_limit = 8458 
RTWc_limit = 32706 
CCDLc_limit = 35944 
rwq = 0 
CCDLc_limit_alone = 31597 
WTRc_limit_alone = 7737 
RTWc_limit_alone = 29080 

Commands details: 
total_CMD = 3535364 
n_nop = 2801723 
Read = 150384 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 23550 
n_pre = 23534 
n_ref = 0 
n_req = 285724 
total_req = 691744 

Dual Bus Interface Util: 
issued_total_row = 47084 
issued_total_col = 691744 
Row_Bus_Util =  0.013318 
CoL_Bus_Util = 0.195664 
Either_Row_CoL_Bus_Util = 0.207515 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.007070 
queue_avg = 40.586540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.5865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801915 n_act=23502 n_pre=23486 n_ref_event=0 n_req=285722 n_rd=150382 n_rd_L2_A=0 n_write=0 n_wr_bk=541358 bw_util=0.7827
n_activity=2953375 dram_eff=0.9369
bk0: 9344a 1968145i bk1: 9344a 1939881i bk2: 9380a 1979407i bk3: 9380a 1942356i bk4: 9472a 1972380i bk5: 9472a 1937317i bk6: 9472a 1999377i bk7: 9472a 1963823i bk8: 9444a 1983433i bk9: 9444a 1947024i bk10: 9392a 1990516i bk11: 9390a 1960758i bk12: 9344a 2004701i bk13: 9344a 1972440i bk14: 9344a 1988572i bk15: 9344a 1950691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917745
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = 0.847118
Bank_Level_Parallism = 9.008453
Bank_Level_Parallism_Col = 8.670932
Bank_Level_Parallism_Ready = 6.266768
write_to_read_ratio_blp_rw_average = 0.785689
GrpLevelPara = 3.519961 

BW Util details:
bwutil = 0.782652 
total_CMD = 3535364 
util_bw = 2766960 
Wasted_Col = 66007 
Wasted_Row = 18363 
Idle = 684034 

BW Util Bottlenecks: 
RCDc_limit = 22896 
RCDWRc_limit = 7604 
WTRc_limit = 9251 
RTWc_limit = 31948 
CCDLc_limit = 33722 
rwq = 0 
CCDLc_limit_alone = 29274 
WTRc_limit_alone = 8333 
RTWc_limit_alone = 28418 

Commands details: 
total_CMD = 3535364 
n_nop = 2801915 
Read = 150382 
Write = 0 
L2_Alloc = 0 
L2_WB = 541358 
n_act = 23502 
n_pre = 23486 
n_ref = 0 
n_req = 285722 
total_req = 691740 

Dual Bus Interface Util: 
issued_total_row = 46988 
issued_total_col = 691740 
Row_Bus_Util =  0.013291 
CoL_Bus_Util = 0.195663 
Either_Row_CoL_Bus_Util = 0.207461 
Issued_on_Two_Bus_Simul_Util = 0.001493 
issued_two_Eff = 0.007198 
queue_avg = 40.638145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2802223 n_act=23317 n_pre=23301 n_ref_event=0 n_req=285712 n_rd=150375 n_rd_L2_A=0 n_write=0 n_wr_bk=541346 bw_util=0.7826
n_activity=2954170 dram_eff=0.9366
bk0: 9344a 1964634i bk1: 9344a 1939572i bk2: 9380a 1967964i bk3: 9380a 1934622i bk4: 9472a 1982231i bk5: 9472a 1948981i bk6: 9472a 2002359i bk7: 9472a 1963470i bk8: 9444a 1985108i bk9: 9442a 1951220i bk10: 9389a 2000033i bk11: 9388a 1962238i bk12: 9344a 2011015i bk13: 9344a 1970229i bk14: 9344a 1989935i bk15: 9344a 1961482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918390
Row_Buffer_Locality_read = 0.981433
Row_Buffer_Locality_write = 0.848342
Bank_Level_Parallism = 8.995447
Bank_Level_Parallism_Col = 8.656024
Bank_Level_Parallism_Ready = 6.259808
write_to_read_ratio_blp_rw_average = 0.785896
GrpLevelPara = 3.519776 

BW Util details:
bwutil = 0.782631 
total_CMD = 3535364 
util_bw = 2766884 
Wasted_Col = 67214 
Wasted_Row = 17794 
Idle = 683472 

BW Util Bottlenecks: 
RCDc_limit = 22699 
RCDWRc_limit = 7872 
WTRc_limit = 9214 
RTWc_limit = 33060 
CCDLc_limit = 34729 
rwq = 0 
CCDLc_limit_alone = 29979 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 29160 

Commands details: 
total_CMD = 3535364 
n_nop = 2802223 
Read = 150375 
Write = 0 
L2_Alloc = 0 
L2_WB = 541346 
n_act = 23317 
n_pre = 23301 
n_ref = 0 
n_req = 285712 
total_req = 691721 

Dual Bus Interface Util: 
issued_total_row = 46618 
issued_total_col = 691721 
Row_Bus_Util =  0.013186 
CoL_Bus_Util = 0.195658 
Either_Row_CoL_Bus_Util = 0.207374 
Issued_on_Two_Bus_Simul_Util = 0.001470 
issued_two_Eff = 0.007090 
queue_avg = 40.654114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801838 n_act=23477 n_pre=23461 n_ref_event=0 n_req=285708 n_rd=150369 n_rd_L2_A=0 n_write=0 n_wr_bk=541353 bw_util=0.7826
n_activity=2956370 dram_eff=0.9359
bk0: 9344a 1969074i bk1: 9344a 1945532i bk2: 9380a 1971598i bk3: 9380a 1956359i bk4: 9472a 1983424i bk5: 9472a 1960574i bk6: 9472a 2006515i bk7: 9472a 1976138i bk8: 9441a 2007038i bk9: 9440a 1967279i bk10: 9388a 1992658i bk11: 9388a 1966664i bk12: 9344a 2023500i bk13: 9344a 1980600i bk14: 9344a 2004847i bk15: 9344a 1961690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917829
Row_Buffer_Locality_read = 0.981359
Row_Buffer_Locality_write = 0.847243
Bank_Level_Parallism = 8.937683
Bank_Level_Parallism_Col = 8.599722
Bank_Level_Parallism_Ready = 6.216771
write_to_read_ratio_blp_rw_average = 0.785805
GrpLevelPara = 3.510658 

BW Util details:
bwutil = 0.782632 
total_CMD = 3535364 
util_bw = 2766888 
Wasted_Col = 69128 
Wasted_Row = 18081 
Idle = 681267 

BW Util Bottlenecks: 
RCDc_limit = 23732 
RCDWRc_limit = 7677 
WTRc_limit = 8341 
RTWc_limit = 34694 
CCDLc_limit = 35733 
rwq = 0 
CCDLc_limit_alone = 30980 
WTRc_limit_alone = 7530 
RTWc_limit_alone = 30752 

Commands details: 
total_CMD = 3535364 
n_nop = 2801838 
Read = 150369 
Write = 0 
L2_Alloc = 0 
L2_WB = 541353 
n_act = 23477 
n_pre = 23461 
n_ref = 0 
n_req = 285708 
total_req = 691722 

Dual Bus Interface Util: 
issued_total_row = 46938 
issued_total_col = 691722 
Row_Bus_Util =  0.013277 
CoL_Bus_Util = 0.195658 
Either_Row_CoL_Bus_Util = 0.207482 
Issued_on_Two_Bus_Simul_Util = 0.001452 
issued_two_Eff = 0.006999 
queue_avg = 40.642056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801618 n_act=23562 n_pre=23546 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7826
n_activity=2955259 dram_eff=0.9363
bk0: 9344a 1967949i bk1: 9344a 1949029i bk2: 9380a 1976983i bk3: 9380a 1952420i bk4: 9472a 1996976i bk5: 9472a 1967619i bk6: 9472a 2003820i bk7: 9472a 1974592i bk8: 9440a 2006913i bk9: 9440a 1973610i bk10: 9388a 2001815i bk11: 9388a 1981723i bk12: 9344a 2013602i bk13: 9344a 1985849i bk14: 9344a 2013831i bk15: 9344a 1974848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917531
Row_Buffer_Locality_read = 0.981439
Row_Buffer_Locality_write = 0.846525
Bank_Level_Parallism = 8.911847
Bank_Level_Parallism_Col = 8.575852
Bank_Level_Parallism_Ready = 6.199055
write_to_read_ratio_blp_rw_average = 0.784965
GrpLevelPara = 3.508860 

BW Util details:
bwutil = 0.782627 
total_CMD = 3535364 
util_bw = 2766872 
Wasted_Col = 69649 
Wasted_Row = 18252 
Idle = 680591 

BW Util Bottlenecks: 
RCDc_limit = 23549 
RCDWRc_limit = 7910 
WTRc_limit = 9170 
RTWc_limit = 32373 
CCDLc_limit = 36173 
rwq = 0 
CCDLc_limit_alone = 31567 
WTRc_limit_alone = 8401 
RTWc_limit_alone = 28536 

Commands details: 
total_CMD = 3535364 
n_nop = 2801618 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23562 
n_pre = 23546 
n_ref = 0 
n_req = 285706 
total_req = 691718 

Dual Bus Interface Util: 
issued_total_row = 47108 
issued_total_col = 691718 
Row_Bus_Util =  0.013325 
CoL_Bus_Util = 0.195657 
Either_Row_CoL_Bus_Util = 0.207545 
Issued_on_Two_Bus_Simul_Util = 0.001437 
issued_two_Eff = 0.006923 
queue_avg = 40.586033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2802026 n_act=23456 n_pre=23440 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541352 bw_util=0.7826
n_activity=2953583 dram_eff=0.9368
bk0: 9344a 1970967i bk1: 9344a 1937279i bk2: 9380a 1969639i bk3: 9380a 1947459i bk4: 9472a 1985027i bk5: 9472a 1959851i bk6: 9472a 2001814i bk7: 9472a 1969267i bk8: 9440a 2006258i bk9: 9440a 1968545i bk10: 9388a 1979558i bk11: 9388a 1956547i bk12: 9344a 2010987i bk13: 9344a 1979006i bk14: 9344a 1992392i bk15: 9344a 1958234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917902
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = 0.847316
Bank_Level_Parallism = 8.971690
Bank_Level_Parallism_Col = 8.638663
Bank_Level_Parallism_Ready = 6.238822
write_to_read_ratio_blp_rw_average = 0.786094
GrpLevelPara = 3.517756 

BW Util details:
bwutil = 0.782629 
total_CMD = 3535364 
util_bw = 2766880 
Wasted_Col = 66805 
Wasted_Row = 18761 
Idle = 682918 

BW Util Bottlenecks: 
RCDc_limit = 22589 
RCDWRc_limit = 8022 
WTRc_limit = 8257 
RTWc_limit = 32685 
CCDLc_limit = 34453 
rwq = 0 
CCDLc_limit_alone = 30147 
WTRc_limit_alone = 7426 
RTWc_limit_alone = 29210 

Commands details: 
total_CMD = 3535364 
n_nop = 2802026 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541352 
n_act = 23456 
n_pre = 23440 
n_ref = 0 
n_req = 285706 
total_req = 691720 

Dual Bus Interface Util: 
issued_total_row = 46896 
issued_total_col = 691720 
Row_Bus_Util =  0.013265 
CoL_Bus_Util = 0.195657 
Either_Row_CoL_Bus_Util = 0.207429 
Issued_on_Two_Bus_Simul_Util = 0.001493 
issued_two_Eff = 0.007197 
queue_avg = 40.677612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2802071 n_act=23432 n_pre=23416 n_ref_event=0 n_req=285706 n_rd=150368 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7826
n_activity=2953373 dram_eff=0.9369
bk0: 9344a 1962356i bk1: 9344a 1933546i bk2: 9380a 1978236i bk3: 9380a 1952570i bk4: 9472a 1986973i bk5: 9472a 1950514i bk6: 9472a 2002764i bk7: 9472a 1982610i bk8: 9440a 2006122i bk9: 9440a 1970120i bk10: 9388a 1997083i bk11: 9388a 1964069i bk12: 9344a 2007321i bk13: 9344a 1971327i bk14: 9344a 1993567i bk15: 9344a 1960861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917986
Row_Buffer_Locality_read = 0.981372
Row_Buffer_Locality_write = 0.847559
Bank_Level_Parallism = 8.968702
Bank_Level_Parallism_Col = 8.633182
Bank_Level_Parallism_Ready = 6.235893
write_to_read_ratio_blp_rw_average = 0.786418
GrpLevelPara = 3.523921 

BW Util details:
bwutil = 0.782627 
total_CMD = 3535364 
util_bw = 2766872 
Wasted_Col = 65327 
Wasted_Row = 18880 
Idle = 684285 

BW Util Bottlenecks: 
RCDc_limit = 22984 
RCDWRc_limit = 7778 
WTRc_limit = 8259 
RTWc_limit = 32569 
CCDLc_limit = 33201 
rwq = 0 
CCDLc_limit_alone = 28678 
WTRc_limit_alone = 7510 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 3535364 
n_nop = 2802071 
Read = 150368 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23432 
n_pre = 23416 
n_ref = 0 
n_req = 285706 
total_req = 691718 

Dual Bus Interface Util: 
issued_total_row = 46848 
issued_total_col = 691718 
Row_Bus_Util =  0.013251 
CoL_Bus_Util = 0.195657 
Either_Row_CoL_Bus_Util = 0.207417 
Issued_on_Two_Bus_Simul_Util = 0.001492 
issued_two_Eff = 0.007191 
queue_avg = 40.710857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7109
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801655 n_act=23490 n_pre=23474 n_ref_event=0 n_req=285714 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541350 bw_util=0.7826
n_activity=2956524 dram_eff=0.9359
bk0: 9344a 1965411i bk1: 9344a 1945238i bk2: 9384a 1976080i bk3: 9384a 1953691i bk4: 9472a 1981139i bk5: 9472a 1956154i bk6: 9472a 1989573i bk7: 9472a 1962709i bk8: 9440a 1981419i bk9: 9440a 1957907i bk10: 9388a 1981349i bk11: 9388a 1963245i bk12: 9344a 1997122i bk13: 9344a 1972029i bk14: 9344a 1976533i bk15: 9344a 1956865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917785
Row_Buffer_Locality_read = 0.981307
Row_Buffer_Locality_write = 0.847205
Bank_Level_Parallism = 8.988048
Bank_Level_Parallism_Col = 8.659626
Bank_Level_Parallism_Ready = 6.260071
write_to_read_ratio_blp_rw_average = 0.785030
GrpLevelPara = 3.511123 

BW Util details:
bwutil = 0.782636 
total_CMD = 3535364 
util_bw = 2766904 
Wasted_Col = 68954 
Wasted_Row = 19292 
Idle = 680214 

BW Util Bottlenecks: 
RCDc_limit = 24159 
RCDWRc_limit = 8124 
WTRc_limit = 8849 
RTWc_limit = 32194 
CCDLc_limit = 35871 
rwq = 0 
CCDLc_limit_alone = 31226 
WTRc_limit_alone = 8010 
RTWc_limit_alone = 28388 

Commands details: 
total_CMD = 3535364 
n_nop = 2801655 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541350 
n_act = 23490 
n_pre = 23474 
n_ref = 0 
n_req = 285714 
total_req = 691726 

Dual Bus Interface Util: 
issued_total_row = 46964 
issued_total_col = 691726 
Row_Bus_Util =  0.013284 
CoL_Bus_Util = 0.195659 
Either_Row_CoL_Bus_Util = 0.207534 
Issued_on_Two_Bus_Simul_Util = 0.001409 
issued_two_Eff = 0.006789 
queue_avg = 40.617924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801743 n_act=23507 n_pre=23491 n_ref_event=0 n_req=285711 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7826
n_activity=2954248 dram_eff=0.9366
bk0: 9344a 1983148i bk1: 9344a 1950296i bk2: 9384a 1974719i bk3: 9384a 1934649i bk4: 9472a 1989291i bk5: 9472a 1964328i bk6: 9472a 2004207i bk7: 9472a 1967420i bk8: 9440a 1989863i bk9: 9440a 1953671i bk10: 9388a 1989482i bk11: 9388a 1957276i bk12: 9344a 2004309i bk13: 9344a 1962131i bk14: 9344a 1989792i bk15: 9344a 1950349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917725
Row_Buffer_Locality_read = 0.981187
Row_Buffer_Locality_write = 0.847209
Bank_Level_Parallism = 8.970928
Bank_Level_Parallism_Col = 8.638841
Bank_Level_Parallism_Ready = 6.245081
write_to_read_ratio_blp_rw_average = 0.784989
GrpLevelPara = 3.510124 

BW Util details:
bwutil = 0.782625 
total_CMD = 3535364 
util_bw = 2766864 
Wasted_Col = 69005 
Wasted_Row = 18694 
Idle = 680801 

BW Util Bottlenecks: 
RCDc_limit = 24018 
RCDWRc_limit = 7623 
WTRc_limit = 8437 
RTWc_limit = 33166 
CCDLc_limit = 35992 
rwq = 0 
CCDLc_limit_alone = 31457 
WTRc_limit_alone = 7686 
RTWc_limit_alone = 29382 

Commands details: 
total_CMD = 3535364 
n_nop = 2801743 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 23507 
n_pre = 23491 
n_ref = 0 
n_req = 285711 
total_req = 691716 

Dual Bus Interface Util: 
issued_total_row = 46998 
issued_total_col = 691716 
Row_Bus_Util =  0.013294 
CoL_Bus_Util = 0.195656 
Either_Row_CoL_Bus_Util = 0.207509 
Issued_on_Two_Bus_Simul_Util = 0.001441 
issued_two_Eff = 0.006942 
queue_avg = 40.598942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.5989
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801247 n_act=23779 n_pre=23763 n_ref_event=0 n_req=285711 n_rd=150376 n_rd_L2_A=0 n_write=0 n_wr_bk=541340 bw_util=0.7826
n_activity=2955111 dram_eff=0.9363
bk0: 9344a 1970349i bk1: 9344a 1945765i bk2: 9384a 1972023i bk3: 9384a 1947536i bk4: 9472a 2001936i bk5: 9472a 1963419i bk6: 9472a 2004838i bk7: 9472a 1974052i bk8: 9440a 2015940i bk9: 9440a 1976763i bk10: 9388a 1989845i bk11: 9388a 1967416i bk12: 9344a 2005512i bk13: 9344a 1978473i bk14: 9344a 2001849i bk15: 9344a 1964530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916773
Row_Buffer_Locality_read = 0.981260
Row_Buffer_Locality_write = 0.845118
Bank_Level_Parallism = 8.940712
Bank_Level_Parallism_Col = 8.603331
Bank_Level_Parallism_Ready = 6.212575
write_to_read_ratio_blp_rw_average = 0.786156
GrpLevelPara = 3.517596 

BW Util details:
bwutil = 0.782625 
total_CMD = 3535364 
util_bw = 2766864 
Wasted_Col = 67079 
Wasted_Row = 18875 
Idle = 682546 

BW Util Bottlenecks: 
RCDc_limit = 23530 
RCDWRc_limit = 8074 
WTRc_limit = 8162 
RTWc_limit = 33939 
CCDLc_limit = 34165 
rwq = 0 
CCDLc_limit_alone = 29508 
WTRc_limit_alone = 7402 
RTWc_limit_alone = 30042 

Commands details: 
total_CMD = 3535364 
n_nop = 2801247 
Read = 150376 
Write = 0 
L2_Alloc = 0 
L2_WB = 541340 
n_act = 23779 
n_pre = 23763 
n_ref = 0 
n_req = 285711 
total_req = 691716 

Dual Bus Interface Util: 
issued_total_row = 47542 
issued_total_col = 691716 
Row_Bus_Util =  0.013448 
CoL_Bus_Util = 0.195656 
Either_Row_CoL_Bus_Util = 0.207650 
Issued_on_Two_Bus_Simul_Util = 0.001454 
issued_two_Eff = 0.007003 
queue_avg = 40.638424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6384
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3535364 n_nop=2801785 n_act=23517 n_pre=23501 n_ref_event=0 n_req=285726 n_rd=150386 n_rd_L2_A=0 n_write=0 n_wr_bk=541360 bw_util=0.7827
n_activity=2956346 dram_eff=0.9359
bk0: 9344a 1960904i bk1: 9344a 1936119i bk2: 9389a 1965006i bk3: 9388a 1949313i bk4: 9472a 1989134i bk5: 9472a 1960944i bk6: 9472a 1998128i bk7: 9472a 1962271i bk8: 9440a 1995863i bk9: 9440a 1962100i bk10: 9388a 1988436i bk11: 9388a 1955671i bk12: 9345a 1999971i bk13: 9344a 1969426i bk14: 9344a 1993702i bk15: 9344a 1960257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917694
Row_Buffer_Locality_read = 0.981102
Row_Buffer_Locality_write = 0.847237
Bank_Level_Parallism = 8.982961
Bank_Level_Parallism_Col = 8.651876
Bank_Level_Parallism_Ready = 6.253770
write_to_read_ratio_blp_rw_average = 0.785884
GrpLevelPara = 3.519778 

BW Util details:
bwutil = 0.782659 
total_CMD = 3535364 
util_bw = 2766984 
Wasted_Col = 67532 
Wasted_Row = 19455 
Idle = 681393 

BW Util Bottlenecks: 
RCDc_limit = 23844 
RCDWRc_limit = 7936 
WTRc_limit = 8165 
RTWc_limit = 33111 
CCDLc_limit = 34181 
rwq = 0 
CCDLc_limit_alone = 29817 
WTRc_limit_alone = 7453 
RTWc_limit_alone = 29459 

Commands details: 
total_CMD = 3535364 
n_nop = 2801785 
Read = 150386 
Write = 0 
L2_Alloc = 0 
L2_WB = 541360 
n_act = 23517 
n_pre = 23501 
n_ref = 0 
n_req = 285726 
total_req = 691746 

Dual Bus Interface Util: 
issued_total_row = 47018 
issued_total_col = 691746 
Row_Bus_Util =  0.013299 
CoL_Bus_Util = 0.195665 
Either_Row_CoL_Bus_Util = 0.207497 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.007068 
queue_avg = 40.695568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 345874, Miss = 345874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 345870, Miss = 345870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 345873, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 345868, Miss = 345868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 345865, Miss = 345865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 345862, Miss = 345861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 345858, Miss = 345858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 345861, Miss = 345861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 345858, Miss = 345858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 345865, Miss = 345864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 345862, Miss = 345862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 345860, Miss = 345860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 345876, Miss = 345874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 345872, Miss = 345872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8300748
L2_total_cache_misses = 8300743
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1353380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1624061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4872168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1804514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6496234
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.193
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=8300748
icnt_total_pkts_simt_to_mem=8300748
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8300748
Req_Network_cycles = 1378598
Req_Network_injected_packets_per_cycle =       6.0212 
Req_Network_conflicts_per_cycle =       1.0429
Req_Network_conflicts_per_cycle_util =       1.1457
Req_Bank_Level_Parallism =       6.6149
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9234
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =     181.2925

Reply_Network_injected_packets_num = 8300748
Reply_Network_cycles = 1378598
Reply_Network_injected_packets_per_cycle =        6.0212
Reply_Network_conflicts_per_cycle =       10.4668
Reply_Network_conflicts_per_cycle_util =      11.4690
Reply_Bank_Level_Parallism =       6.5977
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      13.3099
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 46 min, 1 sec (13561 sec)
gpgpu_simulation_rate = 69833 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
