<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Open FFBoard: musb_type.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_blue_128.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Open FFBoard
   </div>
   <div id="projectbrief">Open source force feedback firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('musb__type_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">musb_type.h</div></div>
</div><!--header-->
<div class="contents">
<a href="musb__type_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * The MIT License (MIT)</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (c) 2019 Ha Thach (tinyusb.org)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * copies of the Software, and to permit persons to whom the Software is</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * This file is part of the TinyUSB stack.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/******************************************************************************</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">*</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">* Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">*</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">* Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">* modification, are permitted provided that the following conditions</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">* are met:</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">*  Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">*  notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">*</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">*  Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">*  notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">*  documentation and/or other materials provided with the</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">*  distribution.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">*  Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">*  its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">*  from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">*</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">* &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">*</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#ifndef TUSB_MUSB_TYPE_H_</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define TUSB_MUSB_TYPE_H_</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#include &quot;stdint.h&quot;</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">  #define __IO volatile</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">  #define __I  volatile const</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  #define __O  volatile</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#ifndef __R</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">  #define __R  volatile const</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> maxp;          <span class="comment">// 0x00, 0x04: MAXP</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  __IO uint8_t  csrl;          <span class="comment">// 0x02, 0x06: CSRL</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  __IO uint8_t  csrh;          <span class="comment">// 0x03, 0x07: CSRH</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>}musb_ep_maxp_csr_t;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// 0: TX (device IN, host OUT)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// 1: RX (device OUT, host IN)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3c2f247d6be8715abfd2029697f1ca43">   97</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3c2f247d6be8715abfd2029697f1ca43">tx_maxp</a>;       <span class="comment">// 0x00: TXMAXP</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aedb1c66d701d1b560a25f40bdaf7a4b0">   99</a></span>        __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aedb1c66d701d1b560a25f40bdaf7a4b0">csr0l</a>;        <span class="comment">// 0x02: CSR0</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaec7728f7f5935de925b19ef75543281">  100</a></span>        __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaec7728f7f5935de925b19ef75543281">tx_csrl</a>;      <span class="comment">// 0x02: TX CSRL</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>      };</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1d47ef12a18b2e8bd69b448c4e5a74d9">  103</a></span>        __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1d47ef12a18b2e8bd69b448c4e5a74d9">csr0h</a>;        <span class="comment">// 0x03: CSR0H</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae65ff84c5ced4b5f9bcd49a3f2bb1f00">  104</a></span>        __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae65ff84c5ced4b5f9bcd49a3f2bb1f00">tx_csrh</a>;      <span class="comment">// 0x03: TX CSRH</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>      };</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a66114c66e9f6a258c5b0d98e3aa092">  107</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a66114c66e9f6a258c5b0d98e3aa092">rx_maxp</a>;       <span class="comment">// 0x04: RX MAXP</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a78542bae229343e3e793a4ffc004fced">  108</a></span>      __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a78542bae229343e3e793a4ffc004fced">rx_csrl</a>;       <span class="comment">// 0x06: RX CSRL</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac780b2c3e0d7a8c2e95b27a3a83af984">  109</a></span>      __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac780b2c3e0d7a8c2e95b27a3a83af984">rx_csrh</a>;       <span class="comment">// 0x07: RX CSRH</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    };</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0811dc6a12774fbb867960cd223de5ab">  112</a></span>    musb_ep_maxp_csr_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0811dc6a12774fbb867960cd223de5ab">maxp_csr</a>[2];</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  };</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8e834c76ecad7d9fd0a3ccc2eaa75bb5">  116</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8e834c76ecad7d9fd0a3ccc2eaa75bb5">count0</a>;      <span class="comment">// 0x08: COUNT0</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab940ad5d7c52c574dfd93b3a9d89ced0">  117</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab940ad5d7c52c574dfd93b3a9d89ced0">rx_count</a>;    <span class="comment">// 0x08: RX COUNT</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  };</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a89b85a32b056cf34a2395230b4a3cded">  120</a></span>    __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a89b85a32b056cf34a2395230b4a3cded">type0</a>;        <span class="comment">// 0x0A: TYPE0 (host only)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b05e46aeb7a16f0c08b42408f4a0600">  121</a></span>    __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b05e46aeb7a16f0c08b42408f4a0600">tx_type</a>;      <span class="comment">// 0x0A: TX TYPE</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  };</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98dd563557dfcbd2df76d813584a1e3d">  123</a></span>  __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98dd563557dfcbd2df76d813584a1e3d">tx_interval</a>;    <span class="comment">// 0x0B: TX INTERVAL</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4b207eb43acad4162ae5ed3835f4d5bc">  124</a></span>  __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4b207eb43acad4162ae5ed3835f4d5bc">rx_type</a>;        <span class="comment">// 0x0C: RX TYPE</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa1d27d342315dfe18404364cd9637a5">  125</a></span>  __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa1d27d342315dfe18404364cd9637a5">rx_interval</a>;    <span class="comment">// 0x0D: RX INTERVAL</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac31af1b11faca3281daa254a4cd320d4">  126</a></span>  __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac31af1b11faca3281daa254a4cd320d4">reserved_0x0e</a>;  <span class="comment">// 0x0E: Reserved</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a890bfc22d1eec3ba3d498cc9628d90b1">  128</a></span>    __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a890bfc22d1eec3ba3d498cc9628d90b1">config_data0</a>; <span class="comment">// 0x0F: CONFIG DATA</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa2aabafee733b48082899544d48a2077">  130</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa2aabafee733b48082899544d48a2077">utmi_data_width</a> : 1; <span class="comment">// [0] UTMI Data Width</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854481f2d75c6f8f073695b33da8b8d5">  131</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854481f2d75c6f8f073695b33da8b8d5">softconn_en</a>     : 1; <span class="comment">// [1] Soft Connect Enable</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a54672f558b260ddb2ba2ef1ee7e142d5">  132</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a54672f558b260ddb2ba2ef1ee7e142d5">dynamic_fifo</a>    : 1; <span class="comment">// [2] Dynamic FIFO Sizing</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47294c126bbd5311cbd763ecb0daf052">  133</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47294c126bbd5311cbd763ecb0daf052">hb_tx_en</a>        : 1; <span class="comment">// [3] High Bandwidth TX ISO Enable</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a25c94b2bbea4a5d5de87bce5d1b8794f">  134</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a25c94b2bbea4a5d5de87bce5d1b8794f">hb_rx_en</a>        : 1; <span class="comment">// [4] High Bandwidth RX ISO Enable</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3f5cddfb5e57e3b8cd4c661f470bf520">  135</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3f5cddfb5e57e3b8cd4c661f470bf520">big_endian</a>      : 1; <span class="comment">// [5] Big Endian</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a129233e11b977e68c4b7b5e3b5dcf915">  136</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a129233e11b977e68c4b7b5e3b5dcf915">mp_tx_en</a>        : 1; <span class="comment">// [6] Auto splitting BULK TX Enable</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abf35c84b40211265ac6e864c875fe121">  137</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abf35c84b40211265ac6e864c875fe121">mp_rx_en</a>        : 1; <span class="comment">// [7] Auto amalgamation BULK RX Enable</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a581e6d2e24d86bfe0d8a2491a8bcb313">  138</a></span>    } <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a581e6d2e24d86bfe0d8a2491a8bcb313">config_data0_bit</a>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3abba4accc6d01e920c6bedf3b195fa7">  140</a></span>    __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3abba4accc6d01e920c6bedf3b195fa7">fifo_size</a>;    <span class="comment">// 0x0F: FIFO_SIZE</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a10d94221c502ce6b998985ef74c55cca">  142</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a10d94221c502ce6b998985ef74c55cca">tx</a> : 4;  <span class="comment">// [3:0] TX FIFO Size</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5315fc7fb33f19f8cbe997d991950b49">  143</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5315fc7fb33f19f8cbe997d991950b49">rx</a> : 4;  <span class="comment">// [7:4] RX FIFO Size</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3dac2abc46addf450f6cab9f1a64dd7a">  144</a></span>    }<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3dac2abc46addf450f6cab9f1a64dd7a">fifo_size_bit</a>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  };</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="musb__type_8h.html#ab47006547f9a9ac6c88d7c53bd442a15">  146</a></span>} <a class="code hl_typedef" href="musb__type_8h.html#ab47006547f9a9ac6c88d7c53bd442a15">musb_ep_csr_t</a>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="musb__type_8h.html#a1c3da56c3d078380bb463ee6a9f35673">  148</a></span><a class="code hl_function" href="musb__type_8h.html#a1c3da56c3d078380bb463ee6a9f35673">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_ep_csr_t</a>) == 16, <span class="stringliteral">&quot;size is not correct&quot;</span>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="comment">//------------- Common -------------//</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47e907ab265144d4a4310f45d60a7fa2">  152</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47e907ab265144d4a4310f45d60a7fa2">faddr</a>;             <span class="comment">// 0x00: FADDR</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa0040dd9049a4f90a5ffe9b3ae72d92c">  154</a></span>    __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa0040dd9049a4f90a5ffe9b3ae72d92c">power</a>;             <span class="comment">// 0x01: POWER</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0097f5b440bdba057dd5e66f40d21204">  156</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0097f5b440bdba057dd5e66f40d21204">suspend_mode_en</a> : 1; <span class="comment">// [0] SUSPEND Mode Enable</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7c2e86ebd20ef4586d934bf7fec06028">  157</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7c2e86ebd20ef4586d934bf7fec06028">suspend_mode</a>    : 1; <span class="comment">// [1] SUSPEND Mode</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6797f6e41836fcf9fa921865c40e75a4">  158</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6797f6e41836fcf9fa921865c40e75a4">resume_mode</a>     : 1; <span class="comment">// [2] RESUME</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af347c6133a989e062bc36c1869f13207">  159</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af347c6133a989e062bc36c1869f13207">reset</a>           : 1; <span class="comment">// [3] RESET</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a852cf3c98f0f51ddc25fa5ad03f59732">  160</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a852cf3c98f0f51ddc25fa5ad03f59732">highspeed_mode</a>  : 1; <span class="comment">// [4] High Speed Mode</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afb05e9c72268e460b1321e6432ee3849">  161</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afb05e9c72268e460b1321e6432ee3849">highspeed_en</a>    : 1; <span class="comment">// [5] High Speed Enable</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e02612c070870a29765a6b95295f14a">  162</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e02612c070870a29765a6b95295f14a">soft_conn</a>       : 1; <span class="comment">// [6] Soft Connect/Disconnect</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d11ae7e2a6110fc2bde41c8f219d1c9">  163</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d11ae7e2a6110fc2bde41c8f219d1c9">iso_update</a>      : 1; <span class="comment">// [7] Isochronous Update</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada3bbc5601cc1965a7fc213a364c5422">  164</a></span>    } <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada3bbc5601cc1965a7fc213a364c5422">power_bit</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  };</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7091878d57db0aac4e33818921e5940a">  169</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7091878d57db0aac4e33818921e5940a">intr_tx</a>;           <span class="comment">// 0x02: INTR_TX</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aebb6f40c3e7cb57553820af41886a7d2">  170</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aebb6f40c3e7cb57553820af41886a7d2">intr_rx</a>;           <span class="comment">// 0x04: INTR_RX</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    };</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a488598960621635cceefd16f675544">  173</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a488598960621635cceefd16f675544">intr_ep</a>[2];         <span class="comment">// 0x02-0x05: INTR_EP0-1</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  };</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1138b719386d54285bb865ae96baac8a">  178</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1138b719386d54285bb865ae96baac8a">intr_txen</a>;         <span class="comment">// 0x06: INTR_TXEN</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad31cf0353024c887d3db4cab8e506f65">  179</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad31cf0353024c887d3db4cab8e506f65">intr_rxen</a>;         <span class="comment">// 0x08: INTR_RXEN</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    };</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a577a30d132f2d1593b903ad90271341b">  182</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a577a30d132f2d1593b903ad90271341b">intren_ep</a>[2];       <span class="comment">// 0x06-0x09: INTREN_EP0-1</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  };</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a778273b5a65fee6a6c51565f2531533f">  185</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a778273b5a65fee6a6c51565f2531533f">intr_usb</a>;          <span class="comment">// 0x0A: INTRUSB</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a187bcd4dbbe6819a5edcbc8a7f6f6d24">  186</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a187bcd4dbbe6819a5edcbc8a7f6f6d24">intr_usben</a>;        <span class="comment">// 0x0B: INTRUSBEN</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d7db6065178abdeef02f267230c6ce3">  188</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d7db6065178abdeef02f267230c6ce3">frame</a>;             <span class="comment">// 0x0C: FRAME</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67d90bb37f07929d2e789d1a25dc4cff">  189</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67d90bb37f07929d2e789d1a25dc4cff">index</a>;             <span class="comment">// 0x0E: INDEX</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a927cd2af8cb8a4304b7a820c3ff4538e">  190</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a927cd2af8cb8a4304b7a820c3ff4538e">testmode</a>;          <span class="comment">// 0x0F: TESTMODE</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="comment">//------------- Endpoint CSR (indexed) -------------//</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a090089ff181c7f4654fb396f5cd49494">  193</a></span>  <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_ep_csr_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a090089ff181c7f4654fb396f5cd49494">indexed_csr</a>;       <span class="comment">// 0x10-0x1F: Indexed CSR 0-15</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="comment">//------------- FIFOs -------------//</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a939aa017b52852dd9dfe988da466c6a7">  196</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a939aa017b52852dd9dfe988da466c6a7">fifo</a>[16];          <span class="comment">// 0x20-0x5C: FIFO 0-15</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="comment">// Common (2)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af5c52334191f2acf23fd6e745d936601">  199</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af5c52334191f2acf23fd6e745d936601">devctl</a>;            <span class="comment">// 0x60: DEVCTL</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a40dd69c046a551c9c0ceb983395089ca">  200</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a40dd69c046a551c9c0ceb983395089ca">misc</a>;              <span class="comment">// 0x61: MISC</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="comment">//------------- Dynammic FIFO (indexed) -------------//</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab562f724fa8b8dc6c82651d37ee4ce27">  205</a></span>      __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab562f724fa8b8dc6c82651d37ee4ce27">txfifo_sz</a>;         <span class="comment">// 0x62: TXFIFO_SZ</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c3244a48bdee6058ecf7de88037be6b">  206</a></span>      __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c3244a48bdee6058ecf7de88037be6b">rxfifo_sz</a>;         <span class="comment">// 0x63: RXFIFO_SZ</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    };</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3abba4accc6d01e920c6bedf3b195fa7">fifo_size</a>[2];</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  };</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae63dcd06fa0d52d5edc603590e6f9767">  213</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae63dcd06fa0d52d5edc603590e6f9767">txfifo_addr</a>;       <span class="comment">// 0x64: TXFIFO_ADDR</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4f31e8e3aaeb17b784bfb90829699b6">  214</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4f31e8e3aaeb17b784bfb90829699b6">rxfifo_addr</a>;       <span class="comment">// 0x66: RXFIFO_ADDR</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    };</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2511b308409730becded34ba64d7e9e9">  216</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2511b308409730becded34ba64d7e9e9">fifo_addr</a>[2];</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  };</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">//------------- Additional Control and Configuration -------------//</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7aee2a271e812c22e181c153b5f2733c">  221</a></span>    __O  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7aee2a271e812c22e181c153b5f2733c">vcontrol</a>;        <span class="comment">// 0x68: PHY VCONTROL</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47732f20551887b2ae015b690ee851e2">  222</a></span>    __IO uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47732f20551887b2ae015b690ee851e2">vstatus</a>;         <span class="comment">// 0x68: PHY VSTATUS</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  };</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaaca6ddf2dabbef9f9a1635c6505a1bb">  225</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaaca6ddf2dabbef9f9a1635c6505a1bb">hwvers</a>;            <span class="comment">// 0x6C: HWVERS</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7f129697f4133c5d9d0fe64a4d63cf95">  227</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7f129697f4133c5d9d0fe64a4d63cf95">minor</a> : 10;     <span class="comment">// [9:0] Minor</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae3674efa81cb0d49ce5e4598d519dff6">  228</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae3674efa81cb0d49ce5e4598d519dff6">major</a> : 5;      <span class="comment">// [14:10] Major</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a36f1eb42a9bc74da7ceec730535de196">  229</a></span>      __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a36f1eb42a9bc74da7ceec730535de196">rc</a>    : 1;      <span class="comment">// [15] Release Candidate</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab09798c43ee9372e4dc1fcd88c5e5d1c">  230</a></span>    } <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab09798c43ee9372e4dc1fcd88c5e5d1c">hwvers_bit</a>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  };</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa7a089b922c8e59f4915af26682ef5cb">  232</a></span>  __R  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa7a089b922c8e59f4915af26682ef5cb">rsv_0x6e_0x77</a>[5];  <span class="comment">// 0x6E-0x77: Reserved</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>   <span class="comment">//------------- Additional Configuration -------------//</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4593c47682d9b419211c952726fa60ce">  236</a></span>    __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4593c47682d9b419211c952726fa60ce">epinfo</a>;            <span class="comment">// 0x78: EPINFO</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aecc5ce0f3134cd9377072776c47eaaba">  238</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aecc5ce0f3134cd9377072776c47eaaba">tx_ep_num</a> : 4;    <span class="comment">// [3:0] TX Endpoints</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abc814895b9b1248a5f3b353cccc3caf9">  239</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abc814895b9b1248a5f3b353cccc3caf9">rx_ep_num</a> : 4;    <span class="comment">// [7:4] RX Endpoints</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abbc4f660664f1b4300d9ba3a1a53b32b">  240</a></span>    } <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abbc4f660664f1b4300d9ba3a1a53b32b">epinfo_bit</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  };</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a385049e605bd19b79b543b8c1bd740f4">  243</a></span>    __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a385049e605bd19b79b543b8c1bd740f4">raminfo</a>;           <span class="comment">// 0x79: RAMINFO</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acb1e2d098d6bda6bb2153375ff43ac39">  245</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acb1e2d098d6bda6bb2153375ff43ac39">ram_bits</a>    : 4;  <span class="comment">// [3:0] RAM Address Bus Width</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acbd6f8605596381ae7585fef51fb422e">  246</a></span>      __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acbd6f8605596381ae7585fef51fb422e">dma_channel</a> : 4;  <span class="comment">// [7:4] DMA Channels</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae669363a7a1850e0e4a3f1e428667d62">  247</a></span>    }<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae669363a7a1850e0e4a3f1e428667d62">raminfo_bit</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  };</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1b5e63037b98285b5710fc59f83d7370">  250</a></span>    __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1b5e63037b98285b5710fc59f83d7370">link_info</a>;       <span class="comment">// 0x7A: LINK_INFO</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1185a04225d1d34e0844129e789a7b40">  251</a></span>    __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1185a04225d1d34e0844129e789a7b40">adi_softreset</a>;   <span class="comment">// 0x7A: AnalogDevice SOFTRESET</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  };</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad609c64aefa31bb8cb65db5725df07e2">  253</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad609c64aefa31bb8cb65db5725df07e2">vplen</a>;             <span class="comment">// 0x7B: VPLEN</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dc5ba23e87c064b1e2fffe045d86215">  254</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dc5ba23e87c064b1e2fffe045d86215">hs_eof1</a>;           <span class="comment">// 0x7C: HS_EOF1</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aac72c09bed43eff3bcf616441528bce8">  255</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aac72c09bed43eff3bcf616441528bce8">fs_eof1</a>;           <span class="comment">// 0x7D: FS_EOF1</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aea8a27a4ab7d50ed1602927cb969e6df">  256</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aea8a27a4ab7d50ed1602927cb969e6df">ls_eof1</a>;           <span class="comment">// 0x7E: LS_EOF1</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2f25df704473cda7f14ba85a828f223">  257</a></span>  __IO uint8_t  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2f25df704473cda7f14ba85a828f223">soft_rst</a>;          <span class="comment">// 0x7F: SOFT_RST</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">//------------- Target Endpoints (multipoint option) -------------//</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa534dd5814c3fea6f1c12828885c904f">  260</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa534dd5814c3fea6f1c12828885c904f">ctuch</a>;             <span class="comment">// 0x80: CTUCH</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aacb66e1d1acc0fc476af9228233279b7">  261</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aacb66e1d1acc0fc476af9228233279b7">cthsrtn</a>;           <span class="comment">// 0x82: CTHSRTN</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab27faa36401c5ccd1cff9655c7dd6a97">  262</a></span>  __R  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab27faa36401c5ccd1cff9655c7dd6a97">rsv_0x84_0xff</a>[31]; <span class="comment">// 0x84-0xFF: Reserved</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="comment">//------------- Non-Indexed Endpoint CSRs -------------//</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="comment">// TI tm4c can access this directly, but should use indexed_csr for portability</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ace9caf0405297756c4ad31c55473e139">  266</a></span>  <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_ep_csr_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ace9caf0405297756c4ad31c55473e139">abs_csr</a>[16];        <span class="comment">// 0x100-0x1FF: EP0-15 CSR</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="comment">//------------- DMA -------------//</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a59a01f07cda27bf5ce73f0e2581050b9">  269</a></span>  __IO uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a59a01f07cda27bf5ce73f0e2581050b9">dma_intr</a>;             <span class="comment">// 0x200: DMA_INTR</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a12fe864345c47033a9e9cfd3e48324f2">  270</a></span>  __R  uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a12fe864345c47033a9e9cfd3e48324f2">rsv_0x201_0x203</a>[3];   <span class="comment">// 0x201-0x203: Reserved</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a516ed6e74d664149b6b5e733faf3e7e6">  272</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a516ed6e74d664149b6b5e733faf3e7e6">cntl</a>;             <span class="comment">// 0x204: DMA_CNTL</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a715049e2b99614fe3c1ce2de06c90af7">  273</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a715049e2b99614fe3c1ce2de06c90af7">rsv_0x206</a>;        <span class="comment">// 0x206: Reserved</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8a7961081a97b828a64fe69e15171f33">  274</a></span>    __IO uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8a7961081a97b828a64fe69e15171f33">addr</a>;             <span class="comment">// 0x208: DMA_ADDR</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0210a63b446beef35b0771ad1e2c0635">  275</a></span>    __IO uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0210a63b446beef35b0771ad1e2c0635">count</a>;            <span class="comment">// 0x20C: DMA_COUNT</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4364a4bad45ac06e3571344dde67a40c">  276</a></span>    __IO uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4364a4bad45ac06e3571344dde67a40c">rsv_0x210</a>;        <span class="comment">// 0x210: Reserved</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a865cae6dcab142e75b9e9ff23765042f">  277</a></span>  }<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a865cae6dcab142e75b9e9ff23765042f">dma</a>[8];</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1cd81afa51eceaf0137897bfa863fd72">  278</a></span>  __R  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1cd81afa51eceaf0137897bfa863fd72">rsv_0x284_0x2FF</a>[31]; <span class="comment">// 0x284-0x2FF: Reserved</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="comment">//------------- Extended -------------//</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a51cc8b11d5a657d746e087884d11359e">  281</a></span>  __R uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a51cc8b11d5a657d746e087884d11359e">rsv_0x300</a>;           <span class="comment">// 0x300: Reserved</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a338ca1cae83d9fa180c730795700a377">  283</a></span>    __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a338ca1cae83d9fa180c730795700a377">count</a>;            <span class="comment">// 0x304: REQ_PACKET_COUNT</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad929de58f745ffbd39100d02ceec2b90">  284</a></span>    __R  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad929de58f745ffbd39100d02ceec2b90">rsv_0x306</a>;        <span class="comment">// 0x306: Reserved</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9edb37df04c3e7eac33827cd3654c5f8">  285</a></span>  }<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9edb37df04c3e7eac33827cd3654c5f8">req_packet</a>[15];</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a31f455aa7a661f0ad0cbd04b68c3ce29">  287</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a31f455aa7a661f0ad0cbd04b68c3ce29">rx_doulbe_packet_disable</a>; <span class="comment">// 0x340: RX_DOUBLE_PACKET_DISABLE</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5466693413219cc8e7b9fecec8b71243">  288</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5466693413219cc8e7b9fecec8b71243">tx_double_packet_disable</a>; <span class="comment">// 0x342: TX_DOUBLE_PACKET_DISABLE</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ce99605de0e95ade3858ecf2fa54e88">  290</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ce99605de0e95ade3858ecf2fa54e88">chirp_timeout</a>;            <span class="comment">// 0x344: CHIRP_TIMEOUT</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af8712c60c508eede52b35a66bea899e5">  291</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af8712c60c508eede52b35a66bea899e5">hs_to_utm</a>;                <span class="comment">// 0x346: HS_TO_UTM delay</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7d0cfc4cb38406e107823c654ac3e1db">  292</a></span>  __IO <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7d0cfc4cb38406e107823c654ac3e1db">hs_timeout_adder</a>;         <span class="comment">// 0x348: HS_TIMEOUT_ADDER</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a53f2c712b4206e7ef7dd4fde15b0a86b">  294</a></span>  __R uint8_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a53f2c712b4206e7ef7dd4fde15b0a86b">rsv_34A_34f</a>[6];             <span class="comment">// 0x34A-0x34F: Reserved</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="musb__type_8h.html#ad475c6c8f68e29bdf4b4a6a21a1b80b1">  295</a></span>} <a class="code hl_typedef" href="musb__type_8h.html#ad475c6c8f68e29bdf4b4a6a21a1b80b1">musb_regs_t</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><a class="code hl_function" href="musb__type_8h.html#a1c3da56c3d078380bb463ee6a9f35673">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_regs_t</a>) == 0x350, <span class="stringliteral">&quot;size is not correct&quot;</span>);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// Helper</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="musb__type_8h.html#ae464f17dc99b47df00dc2a79e34b0175">  302</a></span>TU_ATTR_ALWAYS_INLINE <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_ep_csr_t</a>* <a class="code hl_function" href="musb__type_8h.html#ae464f17dc99b47df00dc2a79e34b0175">get_ep_csr</a>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">musb_regs_t</a>* musb_regs, <span class="keywordtype">unsigned</span> epnum) {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  musb_regs-&gt;<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67d90bb37f07929d2e789d1a25dc4cff">index</a> = epnum;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">return</span> &amp;musb_regs-&gt;<a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a090089ff181c7f4654fb396f5cd49494">indexed_csr</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>}</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">// Register Bit Field</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// 0x01: Power</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define MUSB_POWER_ISOUP         0x0080  </span><span class="comment">// Isochronous Update</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define MUSB_POWER_SOFTCONN      0x0040  </span><span class="comment">// Soft Connect/Disconnect</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define MUSB_POWER_HSENAB        0x0020  </span><span class="comment">// High Speed Enable</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define MUSB_POWER_HSMODE        0x0010  </span><span class="comment">// High Speed Enable</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define MUSB_POWER_RESET         0x0008  </span><span class="comment">// RESET Signaling</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define MUSB_POWER_RESUME        0x0004  </span><span class="comment">// RESUME Signaling</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define MUSB_POWER_SUSPEND       0x0002  </span><span class="comment">// SUSPEND Mode</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define MUSB_POWER_PWRDNPHY      0x0001  </span><span class="comment">// Power Down PHY</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Interrupt TX/RX Status and Enable: each bit is for an endpoint</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">// 0x6c: HWVERS</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define MUSB_HWVERS_RC_SHIFT    15</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define MUSB_HWVERS_RC_MASK     0x8000</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define MUSB_HWVERS_MAJOR_SHIFT 10</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define MUSB_HWVERS_MAJOR_MASK  0x7C00</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define MUSB_HWVERS_MINOR_SHIFT 0</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define MUSB_HWVERS_MINOR_MASK  0x03FF</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// 0x12, 0x16: TX/RX CSRL</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define MUSB_CSRL_PACKET_READY(_rx)      (1u &lt;&lt; 0)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define MUSB_CSRL_FLUSH_FIFO(_rx)        (1u &lt;&lt; ((_rx) ? 4 : 3))</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define MUSB_CSRL_SEND_STALL(_rx)        (1u &lt;&lt; ((_rx) ? 5 : 4))</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define MUSB_CSRL_STALLED(_rx)           (1u &lt;&lt; ((_rx) ? 6 : 5))</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define MUSB_CSRL_CLEAR_DATA_TOGGLE(_rx) (1u &lt;&lt; ((_rx) ? 7 : 6))</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// 0x13, 0x17: TX/RX CSRH</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define MUSB_CSRH_DISABLE_DOUBLE_PACKET(_rx) (1u &lt;&lt; 1)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define MUSB_CSRH_TX_MODE                    (1u &lt;&lt; 5) </span><span class="comment">// 1 = TX, 0 = RX. only relevant for SHARED FIFO</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define MUSB_CSRH_ISO                        (1u &lt;&lt; 6)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// 0x62, 0x63: TXFIFO_SZ, RXFIFO_SZ</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define MUSB_FIFOSZ_DOUBLE_PACKET            (1u &lt;&lt; 4)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_IS register.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define MUSB_IS_VBUSERR          0x0080  </span><span class="comment">// VBUS Error (OTG only)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define MUSB_IS_SESREQ           0x0040  </span><span class="comment">// SESSION REQUEST (OTG only)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define MUSB_IS_DISCON           0x0020  </span><span class="comment">// Session Disconnect (OTG only)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define MUSB_IS_CONN             0x0010  </span><span class="comment">// Session Connect</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define MUSB_IS_SOF              0x0008  </span><span class="comment">// Start of Frame</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define MUSB_IS_BABBLE           0x0004  </span><span class="comment">// Babble Detected</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define MUSB_IS_RESET            0x0004  </span><span class="comment">// RESET Signaling Detected</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define MUSB_IS_RESUME           0x0002  </span><span class="comment">// RESUME Signaling Detected</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define MUSB_IS_SUSPEND          0x0001  </span><span class="comment">// SUSPEND Signaling Detected</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">//</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_IE register.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define MUSB_IE_VBUSERR          0x0080  </span><span class="comment">// Enable VBUS Error Interrupt (OTG only)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define MUSB_IE_SESREQ           0x0040  </span><span class="comment">// Enable Session Request (OTG only)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define MUSB_IE_DISCON           0x0020  </span><span class="comment">// Enable Disconnect Interrupt</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define MUSB_IE_CONN             0x0010  </span><span class="comment">// Enable Connect Interrupt</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define MUSB_IE_SOF              0x0008  </span><span class="comment">// Enable Start-of-Frame Interrupt</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define MUSB_IE_BABBLE           0x0004  </span><span class="comment">// Enable Babble Interrupt</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define MUSB_IE_RESET            0x0004  </span><span class="comment">// Enable RESET Interrupt</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define MUSB_IE_RESUME           0x0002  </span><span class="comment">// Enable RESUME Interrupt</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define MUSB_IE_SUSPND           0x0001  </span><span class="comment">// Enable SUSPEND Interrupt</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_FRAME register.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">//</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define MUSB_FRAME_M             0x07FF  </span><span class="comment">// Frame Number</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define MUSB_FRAME_S             0</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">//</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TEST register.</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">//</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define MUSB_TEST_FORCEH         0x0080  </span><span class="comment">// Force Host Mode</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define MUSB_TEST_FIFOACC        0x0040  </span><span class="comment">// FIFO Access</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define MUSB_TEST_FORCEFS        0x0020  </span><span class="comment">// Force Full-Speed Mode</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define MUSB_TEST_FORCEHS        0x0010  </span><span class="comment">// Force High-Speed Mode</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define MUSB_TEST_TESTPKT        0x0008  </span><span class="comment">// Test Packet Mode Enable</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define MUSB_TEST_TESTK          0x0004  </span><span class="comment">// Test_K Mode Enable</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define MUSB_TEST_TESTJ          0x0002  </span><span class="comment">// Test_J Mode Enable</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define MUSB_TEST_TESTSE0NAK     0x0001  </span><span class="comment">// Test_SE0_NAK Test Mode Enable</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">//</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_DEVCTL register.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">//</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define MUSB_DEVCTL_DEV          0x0080  </span><span class="comment">// Device Mode (OTG only)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define MUSB_DEVCTL_FSDEV        0x0040  </span><span class="comment">// Full-Speed Device Detected</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define MUSB_DEVCTL_LSDEV        0x0020  </span><span class="comment">// Low-Speed Device Detected</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define MUSB_DEVCTL_VBUS_M       0x0018  </span><span class="comment">// VBUS Level (OTG only)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define MUSB_DEVCTL_VBUS_NONE    0x0000  </span><span class="comment">// Below SessionEnd</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define MUSB_DEVCTL_VBUS_SEND    0x0008  </span><span class="comment">// Above SessionEnd, below AValid</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define MUSB_DEVCTL_VBUS_AVALID  0x0010  </span><span class="comment">// Above AValid, below VBUSValid</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define MUSB_DEVCTL_VBUS_VALID   0x0018  </span><span class="comment">// Above VBUSValid</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define MUSB_DEVCTL_HOST         0x0004  </span><span class="comment">// Host Mode</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define MUSB_DEVCTL_HOSTREQ      0x0002  </span><span class="comment">// Host Request (OTG only)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define MUSB_DEVCTL_SESSION      0x0001  </span><span class="comment">// Session Start/End (OTG only)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">//</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_CCONF register.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define MUSB_CCONF_TXEDMA        0x0002  </span><span class="comment">// TX Early DMA Enable</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define MUSB_CCONF_RXEDMA        0x0001  </span><span class="comment">// TX Early DMA Enable</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_ULPIVBUSCTL</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define MUSB_ULPIVBUSCTL_USEEXTVBUSIND  0x0002  </span><span class="comment">// Use External VBUS Indicator</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define MUSB_ULPIVBUSCTL_USEEXTVBUS     0x0001  </span><span class="comment">// Use External VBUS</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">//</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_ULPIREGDATA</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">//</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define MUSB_ULPIREGDATA_REGDATA_M      0x00FF  </span><span class="comment">// Register Data</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define MUSB_ULPIREGDATA_REGDATA_S      0</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_ULPIREGADDR</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define MUSB_ULPIREGADDR_ADDR_M  0x00FF  </span><span class="comment">// Register Address</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define MUSB_ULPIREGADDR_ADDR_S  0</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">//</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_ULPIREGCTL</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define MUSB_ULPIREGCTL_RDWR     0x0004  </span><span class="comment">// Read/Write Control</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define MUSB_ULPIREGCTL_REGCMPLT 0x0002  </span><span class="comment">// Register Access Complete</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define MUSB_ULPIREGCTL_REGACC   0x0001  </span><span class="comment">// Initiate Register Access</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_EPINFO register.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">//</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define MUSB_EPINFO_RXEP_M       0x00F0  </span><span class="comment">// RX Endpoints</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define MUSB_EPINFO_TXEP_M       0x000F  </span><span class="comment">// TX Endpoints</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define MUSB_EPINFO_RXEP_S       4</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define MUSB_EPINFO_TXEP_S       0</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_RAMINFO register.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define MUSB_RAMINFO_DMACHAN_M   0x00F0  </span><span class="comment">// DMA Channels</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define MUSB_RAMINFO_RAMBITS_M   0x000F  </span><span class="comment">// RAM Address Bus Width</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define MUSB_RAMINFO_DMACHAN_S   4</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define MUSB_RAMINFO_RAMBITS_S   0</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_CONTIM register.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define MUSB_CONTIM_WTCON_M      0x00F0  </span><span class="comment">// Connect Wait</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define MUSB_CONTIM_WTID_M       0x000F  </span><span class="comment">// Wait ID</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define MUSB_CONTIM_WTCON_S      4</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define MUSB_CONTIM_WTID_S       0</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">//</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_VPLEN register.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">//</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define MUSB_VPLEN_VPLEN_M       0x00FF  </span><span class="comment">// VBUS Pulse Length</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define MUSB_VPLEN_VPLEN_S       0</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_HSEOF register.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define MUSB_HSEOF_HSEOFG_M      0x00FF  </span><span class="comment">// HIgh-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define MUSB_HSEOF_HSEOFG_S      0</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_FSEOF register.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define MUSB_FSEOF_FSEOFG_M      0x00FF  </span><span class="comment">// Full-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define MUSB_FSEOF_FSEOFG_S      0</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_LSEOF register.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define MUSB_LSEOF_LSEOFG_M      0x00FF  </span><span class="comment">// Low-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define MUSB_LSEOF_LSEOFG_S      0</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">//</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_CSRL0 register.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">//</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define MUSB_CSRL0_NAKTO         0x0080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define MUSB_CSRL0_SETENDC       0x0080  </span><span class="comment">// Setup End Clear</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define MUSB_CSRL0_STATUS        0x0040  </span><span class="comment">// STATUS Packet</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define MUSB_CSRL0_RXRDYC        0x0040  </span><span class="comment">// RXRDY Clear</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#define MUSB_CSRL0_REQPKT        0x0020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define MUSB_CSRL0_STALL         0x0020  </span><span class="comment">// Send Stall</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define MUSB_CSRL0_SETEND        0x0010  </span><span class="comment">// Setup End</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define MUSB_CSRL0_ERROR         0x0010  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define MUSB_CSRL0_DATAEND       0x0008  </span><span class="comment">// Data End</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define MUSB_CSRL0_SETUP         0x0008  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define MUSB_CSRL0_STALLED       0x0004  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define MUSB_CSRL0_TXRDY         0x0002  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define MUSB_CSRL0_RXRDY         0x0001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_CSRH0 register.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">//</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define MUSB_CSRH0_DISPING       0x0008  </span><span class="comment">// PING Disable</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define MUSB_CSRH0_DTWE          0x0004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define MUSB_CSRH0_DT            0x0002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define MUSB_CSRH0_FLUSH         0x0001  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TYPE0 register.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define MUSB_TYPE0_SPEED_M       0x00C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define MUSB_TYPE0_SPEED_HIGH    0x0040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define MUSB_TYPE0_SPEED_FULL    0x0080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define MUSB_TYPE0_SPEED_LOW     0x00C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">//</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_NAKLMT register.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">//</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define MUSB_NAKLMT_NAKLMT_M     0x001F  </span><span class="comment">// EP0 NAK Limit</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define MUSB_NAKLMT_NAKLMT_S     0</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TXCSRL1 register.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">//</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define MUSB_TXCSRL1_NAKTO       0x0080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define MUSB_TXCSRL1_CLRDT       0x0040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define MUSB_TXCSRL1_STALLED     0x0020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define MUSB_TXCSRL1_STALL       0x0010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define MUSB_TXCSRL1_SETUP       0x0010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define MUSB_TXCSRL1_FLUSH       0x0008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define MUSB_TXCSRL1_ERROR       0x0004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define MUSB_TXCSRL1_UNDRN       0x0004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define MUSB_TXCSRL1_FIFONE      0x0002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define MUSB_TXCSRL1_TXRDY       0x0001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TXCSRH1 register.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define MUSB_TXCSRH1_AUTOSET     0x0080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define MUSB_TXCSRH1_ISO         0x0040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define MUSB_TXCSRH1_MODE        0x0020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define MUSB_TXCSRH1_DMAEN       0x0010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define MUSB_TXCSRH1_FDT         0x0008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define MUSB_TXCSRH1_DMAMOD      0x0004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define MUSB_TXCSRH1_DTWE        0x0002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define MUSB_TXCSRH1_DT          0x0001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_RXCSRL1 register.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">//</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define MUSB_RXCSRL1_CLRDT       0x0080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define MUSB_RXCSRL1_STALLED     0x0040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define MUSB_RXCSRL1_STALL       0x0020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define MUSB_RXCSRL1_REQPKT      0x0020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define MUSB_RXCSRL1_FLUSH       0x0010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define MUSB_RXCSRL1_DATAERR     0x0008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define MUSB_RXCSRL1_NAKTO       0x0008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define MUSB_RXCSRL1_OVER        0x0004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define MUSB_RXCSRL1_ERROR       0x0004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define MUSB_RXCSRL1_FULL        0x0002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define MUSB_RXCSRL1_RXRDY       0x0001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">//</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_RXCSRH1 register.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">//</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define MUSB_RXCSRH1_AUTOCL      0x0080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define MUSB_RXCSRH1_AUTORQ      0x0040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define MUSB_RXCSRH1_ISO         0x0040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define MUSB_RXCSRH1_DMAEN       0x0020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define MUSB_RXCSRH1_DISNYET     0x0010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define MUSB_RXCSRH1_PIDERR      0x0010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define MUSB_RXCSRH1_DMAMOD      0x0008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define MUSB_RXCSRH1_DTWE        0x0004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define MUSB_RXCSRH1_DT          0x0002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define MUSB_RXCSRH1_INCOMPRX    0x0001  </span><span class="comment">// Incomplete RX Transmission Status</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">//</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TXTYPE1 register.</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">//</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define MUSB_TXTYPE1_SPEED_M     0x00C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define MUSB_TXTYPE1_SPEED_DFLT  0x0000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define MUSB_TXTYPE1_SPEED_HIGH  0x0040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define MUSB_TXTYPE1_SPEED_FULL  0x0080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define MUSB_TXTYPE1_SPEED_LOW   0x00C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define MUSB_TXTYPE1_PROTO_M     0x0030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define MUSB_TXTYPE1_PROTO_CTRL  0x0000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define MUSB_TXTYPE1_PROTO_ISOC  0x0010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define MUSB_TXTYPE1_PROTO_BULK  0x0020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define MUSB_TXTYPE1_PROTO_INT   0x0030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define MUSB_TXTYPE1_TEP_M       0x000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define MUSB_TXTYPE1_TEP_S       0</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_TXINTERVAL1</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define MUSB_TXINTERVAL1_NAKLMT_M 0x00FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define MUSB_TXINTERVAL1_TXPOLL_M 0x00FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define MUSB_TXINTERVAL1_TXPOLL_S 0</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define MUSB_TXINTERVAL1_NAKLMT_S 0</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">//</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_RXTYPE1 register.</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">//</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define MUSB_RXTYPE1_SPEED_M     0x00C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define MUSB_RXTYPE1_SPEED_DFLT  0x0000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define MUSB_RXTYPE1_SPEED_HIGH  0x0040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define MUSB_RXTYPE1_SPEED_FULL  0x0080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define MUSB_RXTYPE1_SPEED_LOW   0x00C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define MUSB_RXTYPE1_PROTO_M     0x0030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define MUSB_RXTYPE1_PROTO_CTRL  0x0000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define MUSB_RXTYPE1_PROTO_ISOC  0x0010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define MUSB_RXTYPE1_PROTO_BULK  0x0020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define MUSB_RXTYPE1_PROTO_INT   0x0030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define MUSB_RXTYPE1_TEP_M       0x000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define MUSB_RXTYPE1_TEP_S       0</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_RXINTERVAL1</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">//</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define MUSB_RXINTERVAL1_TXPOLL_M 0x00FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define MUSB_RXINTERVAL1_NAKLMT_M 0x00FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define MUSB_RXINTERVAL1_TXPOLL_S 0</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define MUSB_RXINTERVAL1_NAKLMT_S 0</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">//</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_DMACTL0 register.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define MUSB_DMACTL0_BRSTM_M     0x0600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define MUSB_DMACTL0_BRSTM_ANY   0x0000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define MUSB_DMACTL0_BRSTM_INC4  0x0200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define MUSB_DMACTL0_BRSTM_INC8  0x0400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define MUSB_DMACTL0_BRSTM_INC16 0x0600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define MUSB_DMACTL0_ERR         0x0100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define MUSB_DMACTL0_EP_M        0x00F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define MUSB_DMACTL0_IE          0x0008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define MUSB_DMACTL0_MODE        0x0004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define MUSB_DMACTL0_DIR         0x0002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define MUSB_DMACTL0_ENABLE      0x0001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define MUSB_DMACTL0_EP_S        4</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">//</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_DMAADDR0 register.</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">//</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define MUSB_DMAADDR0_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define MUSB_DMAADDR0_ADDR_S     2</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">//</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_DMACOUNT0</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">//</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define MUSB_DMACOUNT0_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define MUSB_DMACOUNT0_COUNT_S   2</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">//</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_CTO register.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">//</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define MUSB_CTO_CCTV_M          0xFFFF  </span><span class="comment">// Configurable Chirp Timeout Value</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define MUSB_CTO_CCTV_S          0</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">//</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_HHSRTN register.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">//</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define MUSB_HHSRTN_HHSRTN_M     0xFFFF  </span><span class="comment">// HIgh Speed to UTM Operating</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>                                            <span class="comment">// Delay</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define MUSB_HHSRTN_HHSRTN_S     0</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">//</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// The following are defines for the bit fields in the MUSB_O_HSBT register.</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">//</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define MUSB_HSBT_HSBT_M         0x000F  </span><span class="comment">// High Speed Timeout Adder</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define MUSB_HSBT_HSBT_S         0</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> }</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="amusb__type_8h_html_a1c3da56c3d078380bb463ee6a9f35673"><div class="ttname"><a href="musb__type_8h.html#a1c3da56c3d078380bb463ee6a9f35673">TU_VERIFY_STATIC</a></div><div class="ttdeci">TU_VERIFY_STATIC(sizeof(musb_ep_csr_t)==16, &quot;size is not correct&quot;)</div></div>
<div class="ttc" id="amusb__type_8h_html_ab47006547f9a9ac6c88d7c53bd442a15"><div class="ttname"><a href="musb__type_8h.html#ab47006547f9a9ac6c88d7c53bd442a15">musb_ep_csr_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED musb_ep_csr_t</div></div>
<div class="ttc" id="amusb__type_8h_html_ad475c6c8f68e29bdf4b4a6a21a1b80b1"><div class="ttname"><a href="musb__type_8h.html#ad475c6c8f68e29bdf4b4a6a21a1b80b1">musb_regs_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED musb_regs_t</div></div>
<div class="ttc" id="amusb__type_8h_html_ae464f17dc99b47df00dc2a79e34b0175"><div class="ttname"><a href="musb__type_8h.html#ae464f17dc99b47df00dc2a79e34b0175">get_ep_csr</a></div><div class="ttdeci">static TU_ATTR_ALWAYS_INLINE musb_ep_csr_t * get_ep_csr(musb_regs_t *musb_regs, unsigned epnum)</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00302">musb_type.h:302</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a></div><div class="ttdoc">AUDIO Channel Cluster Descriptor (4.1)</div><div class="ttdef"><b>Definition:</b> <a href="audio_8h_source.html#l00647">audio.h:647</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0097f5b440bdba057dd5e66f40d21204"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0097f5b440bdba057dd5e66f40d21204">TU_ATTR_PACKED::suspend_mode_en</a></div><div class="ttdeci">__IO uint8_t suspend_mode_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00156">musb_type.h:156</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0210a63b446beef35b0771ad1e2c0635"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0210a63b446beef35b0771ad1e2c0635">TU_ATTR_PACKED::count</a></div><div class="ttdeci">__IO uint32_t count</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00275">musb_type.h:275</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0811dc6a12774fbb867960cd223de5ab"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0811dc6a12774fbb867960cd223de5ab">TU_ATTR_PACKED::maxp_csr</a></div><div class="ttdeci">musb_ep_maxp_csr_t maxp_csr[2]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00112">musb_type.h:112</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a090089ff181c7f4654fb396f5cd49494"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a090089ff181c7f4654fb396f5cd49494">TU_ATTR_PACKED::indexed_csr</a></div><div class="ttdeci">musb_ep_csr_t indexed_csr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00193">musb_type.h:193</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0b05e46aeb7a16f0c08b42408f4a0600"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b05e46aeb7a16f0c08b42408f4a0600">TU_ATTR_PACKED::tx_type</a></div><div class="ttdeci">__IO uint8_t tx_type</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00121">musb_type.h:121</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a10d94221c502ce6b998985ef74c55cca"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a10d94221c502ce6b998985ef74c55cca">TU_ATTR_PACKED::tx</a></div><div class="ttdeci">__IO uint8_t tx</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00142">musb_type.h:142</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1138b719386d54285bb865ae96baac8a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1138b719386d54285bb865ae96baac8a">TU_ATTR_PACKED::intr_txen</a></div><div class="ttdeci">__IO uint16_t intr_txen</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00178">musb_type.h:178</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1185a04225d1d34e0844129e789a7b40"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1185a04225d1d34e0844129e789a7b40">TU_ATTR_PACKED::adi_softreset</a></div><div class="ttdeci">__IO uint8_t adi_softreset</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00251">musb_type.h:251</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a129233e11b977e68c4b7b5e3b5dcf915"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a129233e11b977e68c4b7b5e3b5dcf915">TU_ATTR_PACKED::mp_tx_en</a></div><div class="ttdeci">__IO uint8_t mp_tx_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00136">musb_type.h:136</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a12fe864345c47033a9e9cfd3e48324f2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a12fe864345c47033a9e9cfd3e48324f2">TU_ATTR_PACKED::rsv_0x201_0x203</a></div><div class="ttdeci">__R uint8_t rsv_0x201_0x203[3]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00270">musb_type.h:270</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a187bcd4dbbe6819a5edcbc8a7f6f6d24"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a187bcd4dbbe6819a5edcbc8a7f6f6d24">TU_ATTR_PACKED::intr_usben</a></div><div class="ttdeci">__IO uint8_t intr_usben</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00186">musb_type.h:186</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1a488598960621635cceefd16f675544"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a488598960621635cceefd16f675544">TU_ATTR_PACKED::intr_ep</a></div><div class="ttdeci">__IO uint16_t intr_ep[2]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00173">musb_type.h:173</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1a66114c66e9f6a258c5b0d98e3aa092"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1a66114c66e9f6a258c5b0d98e3aa092">TU_ATTR_PACKED::rx_maxp</a></div><div class="ttdeci">__IO uint16_t rx_maxp</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00107">musb_type.h:107</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1b5e63037b98285b5710fc59f83d7370"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1b5e63037b98285b5710fc59f83d7370">TU_ATTR_PACKED::link_info</a></div><div class="ttdeci">__IO uint8_t link_info</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00250">musb_type.h:250</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1cd81afa51eceaf0137897bfa863fd72"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1cd81afa51eceaf0137897bfa863fd72">TU_ATTR_PACKED::rsv_0x284_0x2FF</a></div><div class="ttdeci">__R uint32_t rsv_0x284_0x2FF[31]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00278">musb_type.h:278</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1d47ef12a18b2e8bd69b448c4e5a74d9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1d47ef12a18b2e8bd69b448c4e5a74d9">TU_ATTR_PACKED::csr0h</a></div><div class="ttdeci">__IO uint8_t csr0h</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00103">musb_type.h:103</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2511b308409730becded34ba64d7e9e9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2511b308409730becded34ba64d7e9e9">TU_ATTR_PACKED::fifo_addr</a></div><div class="ttdeci">__IO uint16_t fifo_addr[2]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00216">musb_type.h:216</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a25c94b2bbea4a5d5de87bce5d1b8794f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a25c94b2bbea4a5d5de87bce5d1b8794f">TU_ATTR_PACKED::hb_rx_en</a></div><div class="ttdeci">__IO uint8_t hb_rx_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00134">musb_type.h:134</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2d11ae7e2a6110fc2bde41c8f219d1c9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d11ae7e2a6110fc2bde41c8f219d1c9">TU_ATTR_PACKED::iso_update</a></div><div class="ttdeci">__IO uint8_t iso_update</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00163">musb_type.h:163</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2d7db6065178abdeef02f267230c6ce3"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2d7db6065178abdeef02f267230c6ce3">TU_ATTR_PACKED::frame</a></div><div class="ttdeci">__IO uint16_t frame</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00188">musb_type.h:188</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a31f455aa7a661f0ad0cbd04b68c3ce29"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a31f455aa7a661f0ad0cbd04b68c3ce29">TU_ATTR_PACKED::rx_doulbe_packet_disable</a></div><div class="ttdeci">__IO uint16_t rx_doulbe_packet_disable</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00287">musb_type.h:287</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a338ca1cae83d9fa180c730795700a377"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a338ca1cae83d9fa180c730795700a377">TU_ATTR_PACKED::count</a></div><div class="ttdeci">__IO uint16_t count</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00283">musb_type.h:283</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a36f1eb42a9bc74da7ceec730535de196"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a36f1eb42a9bc74da7ceec730535de196">TU_ATTR_PACKED::rc</a></div><div class="ttdeci">__IO uint16_t rc</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00229">musb_type.h:229</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a385049e605bd19b79b543b8c1bd740f4"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a385049e605bd19b79b543b8c1bd740f4">TU_ATTR_PACKED::raminfo</a></div><div class="ttdeci">__IO uint8_t raminfo</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00243">musb_type.h:243</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a3abba4accc6d01e920c6bedf3b195fa7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3abba4accc6d01e920c6bedf3b195fa7">TU_ATTR_PACKED::fifo_size</a></div><div class="ttdeci">__IO uint8_t fifo_size</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00140">musb_type.h:140</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a3c2f247d6be8715abfd2029697f1ca43"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3c2f247d6be8715abfd2029697f1ca43">TU_ATTR_PACKED::tx_maxp</a></div><div class="ttdeci">__IO uint16_t tx_maxp</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00097">musb_type.h:97</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a3dac2abc46addf450f6cab9f1a64dd7a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3dac2abc46addf450f6cab9f1a64dd7a">TU_ATTR_PACKED::fifo_size_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@190::@213 fifo_size_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a3f5cddfb5e57e3b8cd4c661f470bf520"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a3f5cddfb5e57e3b8cd4c661f470bf520">TU_ATTR_PACKED::big_endian</a></div><div class="ttdeci">__IO uint8_t big_endian</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00135">musb_type.h:135</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a40dd69c046a551c9c0ceb983395089ca"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a40dd69c046a551c9c0ceb983395089ca">TU_ATTR_PACKED::misc</a></div><div class="ttdeci">__IO uint8_t misc</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00200">musb_type.h:200</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4364a4bad45ac06e3571344dde67a40c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4364a4bad45ac06e3571344dde67a40c">TU_ATTR_PACKED::rsv_0x210</a></div><div class="ttdeci">__IO uint32_t rsv_0x210</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00276">musb_type.h:276</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4593c47682d9b419211c952726fa60ce"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4593c47682d9b419211c952726fa60ce">TU_ATTR_PACKED::epinfo</a></div><div class="ttdeci">__IO uint8_t epinfo</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00236">musb_type.h:236</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a47294c126bbd5311cbd763ecb0daf052"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47294c126bbd5311cbd763ecb0daf052">TU_ATTR_PACKED::hb_tx_en</a></div><div class="ttdeci">__IO uint8_t hb_tx_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00133">musb_type.h:133</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a47732f20551887b2ae015b690ee851e2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47732f20551887b2ae015b690ee851e2">TU_ATTR_PACKED::vstatus</a></div><div class="ttdeci">__IO uint32_t vstatus</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00222">musb_type.h:222</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a47e907ab265144d4a4310f45d60a7fa2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a47e907ab265144d4a4310f45d60a7fa2">TU_ATTR_PACKED::faddr</a></div><div class="ttdeci">__IO uint8_t faddr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00152">musb_type.h:152</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4b207eb43acad4162ae5ed3835f4d5bc"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4b207eb43acad4162ae5ed3835f4d5bc">TU_ATTR_PACKED::rx_type</a></div><div class="ttdeci">__IO uint8_t rx_type</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00124">musb_type.h:124</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a516ed6e74d664149b6b5e733faf3e7e6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a516ed6e74d664149b6b5e733faf3e7e6">TU_ATTR_PACKED::cntl</a></div><div class="ttdeci">__IO uint16_t cntl</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00272">musb_type.h:272</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a51cc8b11d5a657d746e087884d11359e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a51cc8b11d5a657d746e087884d11359e">TU_ATTR_PACKED::rsv_0x300</a></div><div class="ttdeci">__R uint32_t rsv_0x300</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00281">musb_type.h:281</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5315fc7fb33f19f8cbe997d991950b49"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5315fc7fb33f19f8cbe997d991950b49">TU_ATTR_PACKED::rx</a></div><div class="ttdeci">__IO uint8_t rx</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00143">musb_type.h:143</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a53f2c712b4206e7ef7dd4fde15b0a86b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a53f2c712b4206e7ef7dd4fde15b0a86b">TU_ATTR_PACKED::rsv_34A_34f</a></div><div class="ttdeci">__R uint8_t rsv_34A_34f[6]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00294">musb_type.h:294</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5466693413219cc8e7b9fecec8b71243"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5466693413219cc8e7b9fecec8b71243">TU_ATTR_PACKED::tx_double_packet_disable</a></div><div class="ttdeci">__IO uint16_t tx_double_packet_disable</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00288">musb_type.h:288</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a54672f558b260ddb2ba2ef1ee7e142d5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a54672f558b260ddb2ba2ef1ee7e142d5">TU_ATTR_PACKED::dynamic_fifo</a></div><div class="ttdeci">__IO uint8_t dynamic_fifo</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00132">musb_type.h:132</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a577a30d132f2d1593b903ad90271341b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a577a30d132f2d1593b903ad90271341b">TU_ATTR_PACKED::intren_ep</a></div><div class="ttdeci">__IO uint16_t intren_ep[2]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00182">musb_type.h:182</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a581e6d2e24d86bfe0d8a2491a8bcb313"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a581e6d2e24d86bfe0d8a2491a8bcb313">TU_ATTR_PACKED::config_data0_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@190::@209 config_data0_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a59a01f07cda27bf5ce73f0e2581050b9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a59a01f07cda27bf5ce73f0e2581050b9">TU_ATTR_PACKED::dma_intr</a></div><div class="ttdeci">__IO uint8_t dma_intr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00269">musb_type.h:269</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6797f6e41836fcf9fa921865c40e75a4"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6797f6e41836fcf9fa921865c40e75a4">TU_ATTR_PACKED::resume_mode</a></div><div class="ttdeci">__IO uint8_t resume_mode</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00158">musb_type.h:158</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a67d90bb37f07929d2e789d1a25dc4cff"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67d90bb37f07929d2e789d1a25dc4cff">TU_ATTR_PACKED::index</a></div><div class="ttdeci">__IO uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00189">musb_type.h:189</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6dc5ba23e87c064b1e2fffe045d86215"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dc5ba23e87c064b1e2fffe045d86215">TU_ATTR_PACKED::hs_eof1</a></div><div class="ttdeci">__IO uint8_t hs_eof1</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00254">musb_type.h:254</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7091878d57db0aac4e33818921e5940a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7091878d57db0aac4e33818921e5940a">TU_ATTR_PACKED::intr_tx</a></div><div class="ttdeci">__IO uint16_t intr_tx</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00169">musb_type.h:169</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a715049e2b99614fe3c1ce2de06c90af7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a715049e2b99614fe3c1ce2de06c90af7">TU_ATTR_PACKED::rsv_0x206</a></div><div class="ttdeci">__IO uint16_t rsv_0x206</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00273">musb_type.h:273</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a778273b5a65fee6a6c51565f2531533f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a778273b5a65fee6a6c51565f2531533f">TU_ATTR_PACKED::intr_usb</a></div><div class="ttdeci">__IO uint8_t intr_usb</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00185">musb_type.h:185</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a78542bae229343e3e793a4ffc004fced"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a78542bae229343e3e793a4ffc004fced">TU_ATTR_PACKED::rx_csrl</a></div><div class="ttdeci">__IO uint8_t rx_csrl</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00108">musb_type.h:108</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7aee2a271e812c22e181c153b5f2733c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7aee2a271e812c22e181c153b5f2733c">TU_ATTR_PACKED::vcontrol</a></div><div class="ttdeci">__O uint32_t vcontrol</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00221">musb_type.h:221</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7c2e86ebd20ef4586d934bf7fec06028"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7c2e86ebd20ef4586d934bf7fec06028">TU_ATTR_PACKED::suspend_mode</a></div><div class="ttdeci">__IO uint8_t suspend_mode</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00157">musb_type.h:157</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7d0cfc4cb38406e107823c654ac3e1db"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7d0cfc4cb38406e107823c654ac3e1db">TU_ATTR_PACKED::hs_timeout_adder</a></div><div class="ttdeci">__IO uint16_t hs_timeout_adder</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00292">musb_type.h:292</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7e02612c070870a29765a6b95295f14a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e02612c070870a29765a6b95295f14a">TU_ATTR_PACKED::soft_conn</a></div><div class="ttdeci">__IO uint8_t soft_conn</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00162">musb_type.h:162</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7f129697f4133c5d9d0fe64a4d63cf95"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7f129697f4133c5d9d0fe64a4d63cf95">TU_ATTR_PACKED::minor</a></div><div class="ttdeci">__IO uint16_t minor</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00227">musb_type.h:227</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8347aa6401ca024f21c5ad9ebc005e06"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">TU_ATTR_PACKED::uint16_t</a></div><div class="ttdeci">volatile uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="hcd__rusb2_8c_source.html#l00058">hcd_rusb2.c:58</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a852cf3c98f0f51ddc25fa5ad03f59732"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a852cf3c98f0f51ddc25fa5ad03f59732">TU_ATTR_PACKED::highspeed_mode</a></div><div class="ttdeci">__IO uint8_t highspeed_mode</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00160">musb_type.h:160</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a854481f2d75c6f8f073695b33da8b8d5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854481f2d75c6f8f073695b33da8b8d5">TU_ATTR_PACKED::softconn_en</a></div><div class="ttdeci">__IO uint8_t softconn_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00131">musb_type.h:131</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a865cae6dcab142e75b9e9ff23765042f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a865cae6dcab142e75b9e9ff23765042f">TU_ATTR_PACKED::dma</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@243 dma[8]</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a890bfc22d1eec3ba3d498cc9628d90b1"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a890bfc22d1eec3ba3d498cc9628d90b1">TU_ATTR_PACKED::config_data0</a></div><div class="ttdeci">__IO uint8_t config_data0</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00128">musb_type.h:128</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a89b85a32b056cf34a2395230b4a3cded"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a89b85a32b056cf34a2395230b4a3cded">TU_ATTR_PACKED::type0</a></div><div class="ttdeci">__IO uint8_t type0</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00120">musb_type.h:120</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8a7961081a97b828a64fe69e15171f33"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8a7961081a97b828a64fe69e15171f33">TU_ATTR_PACKED::addr</a></div><div class="ttdeci">__IO uint32_t addr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00274">musb_type.h:274</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8e834c76ecad7d9fd0a3ccc2eaa75bb5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8e834c76ecad7d9fd0a3ccc2eaa75bb5">TU_ATTR_PACKED::count0</a></div><div class="ttdeci">__IO uint16_t count0</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00116">musb_type.h:116</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a927cd2af8cb8a4304b7a820c3ff4538e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a927cd2af8cb8a4304b7a820c3ff4538e">TU_ATTR_PACKED::testmode</a></div><div class="ttdeci">__IO uint8_t testmode</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00190">musb_type.h:190</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a939aa017b52852dd9dfe988da466c6a7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a939aa017b52852dd9dfe988da466c6a7">TU_ATTR_PACKED::fifo</a></div><div class="ttdeci">__IO uint32_t fifo[16]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00196">musb_type.h:196</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a98dd563557dfcbd2df76d813584a1e3d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98dd563557dfcbd2df76d813584a1e3d">TU_ATTR_PACKED::tx_interval</a></div><div class="ttdeci">__IO uint8_t tx_interval</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00123">musb_type.h:123</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9c3244a48bdee6058ecf7de88037be6b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c3244a48bdee6058ecf7de88037be6b">TU_ATTR_PACKED::rxfifo_sz</a></div><div class="ttdeci">__IO uint8_t rxfifo_sz</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00206">musb_type.h:206</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9ce99605de0e95ade3858ecf2fa54e88"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ce99605de0e95ade3858ecf2fa54e88">TU_ATTR_PACKED::chirp_timeout</a></div><div class="ttdeci">__IO uint16_t chirp_timeout</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00290">musb_type.h:290</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9edb37df04c3e7eac33827cd3654c5f8"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9edb37df04c3e7eac33827cd3654c5f8">TU_ATTR_PACKED::req_packet</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@244 req_packet[15]</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa0040dd9049a4f90a5ffe9b3ae72d92c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa0040dd9049a4f90a5ffe9b3ae72d92c">TU_ATTR_PACKED::power</a></div><div class="ttdeci">__IO uint8_t power</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00154">musb_type.h:154</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa2aabafee733b48082899544d48a2077"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa2aabafee733b48082899544d48a2077">TU_ATTR_PACKED::utmi_data_width</a></div><div class="ttdeci">__IO uint8_t utmi_data_width</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00130">musb_type.h:130</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa534dd5814c3fea6f1c12828885c904f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa534dd5814c3fea6f1c12828885c904f">TU_ATTR_PACKED::ctuch</a></div><div class="ttdeci">__IO uint16_t ctuch</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00260">musb_type.h:260</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa7a089b922c8e59f4915af26682ef5cb"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa7a089b922c8e59f4915af26682ef5cb">TU_ATTR_PACKED::rsv_0x6e_0x77</a></div><div class="ttdeci">__R uint16_t rsv_0x6e_0x77[5]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00232">musb_type.h:232</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aaa1d27d342315dfe18404364cd9637a5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa1d27d342315dfe18404364cd9637a5">TU_ATTR_PACKED::rx_interval</a></div><div class="ttdeci">__IO uint8_t rx_interval</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00125">musb_type.h:125</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aaaca6ddf2dabbef9f9a1635c6505a1bb"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaaca6ddf2dabbef9f9a1635c6505a1bb">TU_ATTR_PACKED::hwvers</a></div><div class="ttdeci">__IO uint16_t hwvers</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00225">musb_type.h:225</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aac72c09bed43eff3bcf616441528bce8"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aac72c09bed43eff3bcf616441528bce8">TU_ATTR_PACKED::fs_eof1</a></div><div class="ttdeci">__IO uint8_t fs_eof1</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00255">musb_type.h:255</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aacb66e1d1acc0fc476af9228233279b7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aacb66e1d1acc0fc476af9228233279b7">TU_ATTR_PACKED::cthsrtn</a></div><div class="ttdeci">__IO uint16_t cthsrtn</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00261">musb_type.h:261</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aaec7728f7f5935de925b19ef75543281"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaec7728f7f5935de925b19ef75543281">TU_ATTR_PACKED::tx_csrl</a></div><div class="ttdeci">__IO uint8_t tx_csrl</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00100">musb_type.h:100</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab09798c43ee9372e4dc1fcd88c5e5d1c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab09798c43ee9372e4dc1fcd88c5e5d1c">TU_ATTR_PACKED::hwvers_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@235::@256 hwvers_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab27faa36401c5ccd1cff9655c7dd6a97"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab27faa36401c5ccd1cff9655c7dd6a97">TU_ATTR_PACKED::rsv_0x84_0xff</a></div><div class="ttdeci">__R uint32_t rsv_0x84_0xff[31]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00262">musb_type.h:262</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab2f25df704473cda7f14ba85a828f223"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2f25df704473cda7f14ba85a828f223">TU_ATTR_PACKED::soft_rst</a></div><div class="ttdeci">__IO uint8_t soft_rst</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00257">musb_type.h:257</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab4f31e8e3aaeb17b784bfb90829699b6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4f31e8e3aaeb17b784bfb90829699b6">TU_ATTR_PACKED::rxfifo_addr</a></div><div class="ttdeci">__IO uint16_t rxfifo_addr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00214">musb_type.h:214</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab562f724fa8b8dc6c82651d37ee4ce27"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab562f724fa8b8dc6c82651d37ee4ce27">TU_ATTR_PACKED::txfifo_sz</a></div><div class="ttdeci">__IO uint8_t txfifo_sz</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00205">musb_type.h:205</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab940ad5d7c52c574dfd93b3a9d89ced0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab940ad5d7c52c574dfd93b3a9d89ced0">TU_ATTR_PACKED::rx_count</a></div><div class="ttdeci">__IO uint16_t rx_count</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00117">musb_type.h:117</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abbc4f660664f1b4300d9ba3a1a53b32b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abbc4f660664f1b4300d9ba3a1a53b32b">TU_ATTR_PACKED::epinfo_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@237::@259 epinfo_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abc814895b9b1248a5f3b353cccc3caf9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abc814895b9b1248a5f3b353cccc3caf9">TU_ATTR_PACKED::rx_ep_num</a></div><div class="ttdeci">__IO uint8_t rx_ep_num</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00239">musb_type.h:239</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abf35c84b40211265ac6e864c875fe121"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abf35c84b40211265ac6e864c875fe121">TU_ATTR_PACKED::mp_rx_en</a></div><div class="ttdeci">__IO uint8_t mp_rx_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00137">musb_type.h:137</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac31af1b11faca3281daa254a4cd320d4"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac31af1b11faca3281daa254a4cd320d4">TU_ATTR_PACKED::reserved_0x0e</a></div><div class="ttdeci">__IO uint8_t reserved_0x0e</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00126">musb_type.h:126</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac780b2c3e0d7a8c2e95b27a3a83af984"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac780b2c3e0d7a8c2e95b27a3a83af984">TU_ATTR_PACKED::rx_csrh</a></div><div class="ttdeci">__IO uint8_t rx_csrh</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00109">musb_type.h:109</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_acb1e2d098d6bda6bb2153375ff43ac39"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acb1e2d098d6bda6bb2153375ff43ac39">TU_ATTR_PACKED::ram_bits</a></div><div class="ttdeci">__IO uint8_t ram_bits</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00245">musb_type.h:245</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_acbd6f8605596381ae7585fef51fb422e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acbd6f8605596381ae7585fef51fb422e">TU_ATTR_PACKED::dma_channel</a></div><div class="ttdeci">__IO uint8_t dma_channel</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00246">musb_type.h:246</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ace9caf0405297756c4ad31c55473e139"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ace9caf0405297756c4ad31c55473e139">TU_ATTR_PACKED::abs_csr</a></div><div class="ttdeci">musb_ep_csr_t abs_csr[16]</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00266">musb_type.h:266</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad31cf0353024c887d3db4cab8e506f65"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad31cf0353024c887d3db4cab8e506f65">TU_ATTR_PACKED::intr_rxen</a></div><div class="ttdeci">__IO uint16_t intr_rxen</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00179">musb_type.h:179</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad609c64aefa31bb8cb65db5725df07e2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad609c64aefa31bb8cb65db5725df07e2">TU_ATTR_PACKED::vplen</a></div><div class="ttdeci">__IO uint8_t vplen</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00253">musb_type.h:253</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad929de58f745ffbd39100d02ceec2b90"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad929de58f745ffbd39100d02ceec2b90">TU_ATTR_PACKED::rsv_0x306</a></div><div class="ttdeci">__R uint16_t rsv_0x306</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00284">musb_type.h:284</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ada3bbc5601cc1965a7fc213a364c5422"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada3bbc5601cc1965a7fc213a364c5422">TU_ATTR_PACKED::power_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@217::@245 power_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae3674efa81cb0d49ce5e4598d519dff6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae3674efa81cb0d49ce5e4598d519dff6">TU_ATTR_PACKED::major</a></div><div class="ttdeci">__IO uint16_t major</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00228">musb_type.h:228</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae63dcd06fa0d52d5edc603590e6f9767"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae63dcd06fa0d52d5edc603590e6f9767">TU_ATTR_PACKED::txfifo_addr</a></div><div class="ttdeci">__IO uint16_t txfifo_addr</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00213">musb_type.h:213</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae65ff84c5ced4b5f9bcd49a3f2bb1f00"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae65ff84c5ced4b5f9bcd49a3f2bb1f00">TU_ATTR_PACKED::tx_csrh</a></div><div class="ttdeci">__IO uint8_t tx_csrh</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00104">musb_type.h:104</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae669363a7a1850e0e4a3f1e428667d62"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae669363a7a1850e0e4a3f1e428667d62">TU_ATTR_PACKED::raminfo_bit</a></div><div class="ttdeci">struct TU_ATTR_PACKED::@239::@261 raminfo_bit</div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aea8a27a4ab7d50ed1602927cb969e6df"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aea8a27a4ab7d50ed1602927cb969e6df">TU_ATTR_PACKED::ls_eof1</a></div><div class="ttdeci">__IO uint8_t ls_eof1</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00256">musb_type.h:256</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aebb6f40c3e7cb57553820af41886a7d2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aebb6f40c3e7cb57553820af41886a7d2">TU_ATTR_PACKED::intr_rx</a></div><div class="ttdeci">__IO uint16_t intr_rx</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00170">musb_type.h:170</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aecc5ce0f3134cd9377072776c47eaaba"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aecc5ce0f3134cd9377072776c47eaaba">TU_ATTR_PACKED::tx_ep_num</a></div><div class="ttdeci">__IO uint8_t tx_ep_num</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00238">musb_type.h:238</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aedb1c66d701d1b560a25f40bdaf7a4b0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aedb1c66d701d1b560a25f40bdaf7a4b0">TU_ATTR_PACKED::csr0l</a></div><div class="ttdeci">__IO uint8_t csr0l</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00099">musb_type.h:99</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af347c6133a989e062bc36c1869f13207"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af347c6133a989e062bc36c1869f13207">TU_ATTR_PACKED::reset</a></div><div class="ttdeci">__IO uint8_t reset</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00159">musb_type.h:159</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af5c52334191f2acf23fd6e745d936601"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af5c52334191f2acf23fd6e745d936601">TU_ATTR_PACKED::devctl</a></div><div class="ttdeci">__IO uint8_t devctl</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00199">musb_type.h:199</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af8712c60c508eede52b35a66bea899e5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af8712c60c508eede52b35a66bea899e5">TU_ATTR_PACKED::hs_to_utm</a></div><div class="ttdeci">__IO uint16_t hs_to_utm</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00291">musb_type.h:291</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_afb05e9c72268e460b1321e6432ee3849"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afb05e9c72268e460b1321e6432ee3849">TU_ATTR_PACKED::highspeed_en</a></div><div class="ttdeci">__IO uint8_t highspeed_en</div><div class="ttdef"><b>Definition:</b> <a href="musb__type_8h_source.html#l00161">musb_type.h:161</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_73f408912d732fbde132456af6532957.html">FFBoard</a></li><li class="navelem"><a class="el" href="dir_afee79e5f8d3e083702418b42c1ca456.html">USB</a></li><li class="navelem"><a class="el" href="dir_ec967005e7e6a8816426ab4d77cb395f.html">portable</a></li><li class="navelem"><a class="el" href="dir_5ce9200dde5f91719409a9d02fb6a890.html">mentor</a></li><li class="navelem"><a class="el" href="dir_cf19fa70a9a5045883dcd99dca02aa9b.html">musb</a></li><li class="navelem"><a class="el" href="musb__type_8h.html">musb_type.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
