module CRA
(
	input [3:0] A,B,
	input Cin,
	output [3:0] S,
	output Cout
);

	logic C1,C2,C3;
	full_addr add0(A[0],B[0],Cin,S[0],C1);
	full_addr add1(A[1],B[1],C1,S[0],C2);
	full_addr add2(A[2],B[2],C2,S[0],C3);
	full_addr add3(A[3],B[3],C3,S[0], Cout);
	
endmodule
	