// Seed: 3416712174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  wire [-1 : -1] id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  wand  id_2,
    output logic id_3,
    output logic id_4,
    output tri0  id_5
);
  integer id_7;
  initial begin : LABEL_0
    id_3 <= id_1;
    id_4 <= id_2;
  end
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_7 = id_2 & id_0;
  assign id_3 = -1;
endmodule
