Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Dec 28 22:23:04 2022
| Host         : DESKTOP-SQGSJV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
TIMING-16  Warning           Large setup violation                                             67          
TIMING-18  Warning           Missing input or output delay                                     18          
RTGT-1     Advisory          RAM retargeting possibility                                       2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.175     -618.068                     82                28216        0.018        0.000                      0                27875        4.020        0.000                       0                 12070  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 7.812}      15.625          64.000          
clk_fpga_3  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.936       -5.883                     15                 3988        0.028        0.000                      0                 3988        4.020        0.000                       0                  1976  
clk_fpga_1          3.717        0.000                      0                23848        0.018        0.000                      0                23848        6.562        0.000                       0                 10093  
clk_fpga_3                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0        -31.175     -423.931                     33                  213        0.155        0.000                      0                   33  
clk_fpga_0    clk_fpga_1         -7.811     -188.255                     34                  195        0.069        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.253        0.000                      0                    4        1.928        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.936ns,  Total Violation       -5.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 0.856ns (7.962%)  route 9.895ns (92.038%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         7.045    10.529    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.653 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_3/O
                         net (fo=1, routed)           0.928    11.581    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.705 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.923    13.627    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.152    13.779 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000    13.779    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.500    12.692    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.075    12.844    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -0.936    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.436ns  (logic 0.828ns (7.934%)  route 9.608ns (92.066%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         6.460     9.944    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X20Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.068 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_6/O
                         net (fo=1, routed)           1.006    11.074    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_6_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.198 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_3/O
                         net (fo=1, routed)           1.187    12.385    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.509 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.955    13.464    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X5Y30          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.540    12.733    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y30          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                         clock pessimism              0.267    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.093    12.753    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 0.828ns (7.942%)  route 9.598ns (92.058%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         6.517    10.001    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_5/O
                         net (fo=1, routed)           0.633    10.758    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_5_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.882 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           1.278    12.160    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.284 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           1.170    13.454    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X5Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.543    12.735    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.267    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.095    12.754    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 0.828ns (7.944%)  route 9.595ns (92.056%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.672     2.980    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=135, routed)         6.324     9.760    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X16Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.884 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_4/O
                         net (fo=1, routed)           0.812    10.696    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_4_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.820 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3/O
                         net (fo=1, routed)           1.146    11.966    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    12.090 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           1.313    13.403    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.500    12.692    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)       -0.058    12.711    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 0.828ns (7.915%)  route 9.633ns (92.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.672     2.980    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 f  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=135, routed)         6.193     9.629    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.753 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6/O
                         net (fo=1, routed)           0.954    10.708    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.832 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_3/O
                         net (fo=1, routed)           1.358    12.189    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.124    12.313 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           1.128    13.441    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X5Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.543    12.735    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y32          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.047    12.765    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                 -0.676    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 0.856ns (8.334%)  route 9.415ns (91.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 f  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=135, routed)         7.117    10.601    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X15Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.725 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_5/O
                         net (fo=1, routed)           0.775    11.500    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_5_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           1.523    13.147    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.152    13.299 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000    13.299    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X14Y33         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.494    12.686    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y33         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.075    12.838    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 0.828ns (8.143%)  route 9.340ns (91.857%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         6.766    10.250    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X22Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.374 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6/O
                         net (fo=1, routed)           0.162    10.536    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.660 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           1.397    12.056    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.180 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           1.015    13.196    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X5Y30          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.540    12.733    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y30          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.267    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.043    12.803    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -13.196    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 0.828ns (8.167%)  route 9.310ns (91.833%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         6.234     9.718    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X19Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.842 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_5/O
                         net (fo=1, routed)           1.283    11.125    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_5_n_0
    SLICE_X18Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.249 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           1.792    13.042    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.124    13.166 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    13.166    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X5Y29          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.540    12.733    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y29          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.267    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    12.875    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.828ns (8.247%)  route 9.212ns (91.753%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         7.055    10.539    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.663 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_5/O
                         net (fo=1, routed)           0.955    11.618    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           1.202    12.944    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.124    13.068 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    13.068    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.500    12.692    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y34          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.029    12.798    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 0.704ns (7.095%)  route 9.218ns (92.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.720     3.028    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=135, routed)         7.045    10.529    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.653 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_3/O
                         net (fo=1, routed)           0.928    11.581    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.705 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           1.246    12.950    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.499    12.691    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y33          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.081    12.687    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.548     0.889    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=1, routed)           0.182     1.198    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X23Y23         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.813     1.183    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y23         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].reg1_reg[30]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.022     1.171    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (54.972%)  route 0.185ns (45.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.185     1.236    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.098     1.334 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.334    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.854     1.224    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.092     1.287    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.547%)  route 0.189ns (45.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.189     1.240    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.099     1.339 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.339    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X2Y46          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y46          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.092     1.286    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.052%)  route 0.141ns (49.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.141     1.208    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.155    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.052%)  route 0.141ns (49.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.141     1.208    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.155    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.052%)  route 0.141ns (49.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.141     1.208    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.155    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.052%)  route 0.141ns (49.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.141     1.208    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.155    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.052%)  route 0.141ns (49.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.141     1.208    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.155    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.224     1.287    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_3/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y1  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y1  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y1  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y1  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y32  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y34  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 4.702ns (40.135%)  route 7.013ns (59.865%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 18.388 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.407 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.407    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/carry[2]
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.646 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.755    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I1
    SLICE_X38Y7          LUT5 (Prop_lut5_I1_O)        0.331     8.086 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.056     9.142    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X38Y7          LUT6 (Prop_lut6_I4_O)        0.331     9.473 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.473    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.849 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.849    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[3]
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.966    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[4]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.185 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.956    11.141    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/I3
    SLICE_X35Y9          LUT5 (Prop_lut5_I3_O)        0.321    11.462 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.832    12.293    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I4
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.326    12.619 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.619    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[21]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.199 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=1, routed)           1.246    14.445    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[13]
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.330    14.775 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[13]_i_1/O
                         net (fo=1, routed)           0.000    14.775    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[13]
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.570    18.388    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/C
                         clock pessimism              0.267    18.655    
                         clock uncertainty           -0.237    18.418    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.075    18.493    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 4.892ns (41.946%)  route 6.771ns (58.054%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 18.385 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.407 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.407    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/carry[2]
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.646 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.755    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I1
    SLICE_X38Y7          LUT5 (Prop_lut5_I1_O)        0.331     8.086 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.056     9.142    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X38Y7          LUT6 (Prop_lut6_I4_O)        0.331     9.473 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.473    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.849 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.849    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[3]
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.966    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[4]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.185 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.956    11.141    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/I3
    SLICE_X35Y9          LUT5 (Prop_lut5_I3_O)        0.321    11.462 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.832    12.293    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I4
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.326    12.619 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.619    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[21]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.169 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.169    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[5]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.391 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.xcy00_CARRY4/O[0]
                         net (fo=1, routed)           1.003    14.395    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[15]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.328    14.723 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    14.723    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[15]
    SLICE_X37Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.567    18.385    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X37Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/C
                         clock pessimism              0.267    18.652    
                         clock uncertainty           -0.237    18.415    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.075    18.490    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.462ns  (logic 4.752ns (41.460%)  route 6.710ns (58.540%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 18.388 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.810 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.810    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.924 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.924    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[4]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.258 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.961    14.219    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[12]
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.303    14.522 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    14.522    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[12]
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.570    18.388    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/C
                         clock pessimism              0.267    18.655    
                         clock uncertainty           -0.237    18.418    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    18.447    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                         -14.522    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 4.553ns (40.041%)  route 6.818ns (59.959%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 18.392 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.810 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.810    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.033 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=1, routed)           1.069    14.102    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.329    14.431 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000    14.431    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[7]
    SLICE_X40Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.574    18.392    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[7]/C
                         clock pessimism              0.230    18.622    
                         clock uncertainty           -0.237    18.385    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.075    18.460    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 4.738ns (41.783%)  route 6.602ns (58.217%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 18.385 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.407 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.407    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/carry[2]
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.646 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.755    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I1
    SLICE_X38Y7          LUT5 (Prop_lut5_I1_O)        0.331     8.086 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.056     9.142    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X38Y7          LUT6 (Prop_lut6_I4_O)        0.331     9.473 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.473    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.849 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.849    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[3]
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.966    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[4]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.185 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.956    11.141    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/I3
    SLICE_X35Y9          LUT5 (Prop_lut5_I3_O)        0.321    11.462 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.832    12.293    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I4
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.326    12.619 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.619    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[21]
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.259 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[3]
                         net (fo=1, routed)           0.834    14.094    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[14]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.306    14.400 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000    14.400    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[14]
    SLICE_X37Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.567    18.385    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X37Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/C
                         clock pessimism              0.267    18.652    
                         clock uncertainty           -0.237    18.415    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.031    18.446    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 4.638ns (41.476%)  route 6.544ns (58.524%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.810 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.810    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.144 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.795    13.939    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[8]
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.303    14.242 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000    14.242    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[8]
    SLICE_X34Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498    18.316    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X34Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]/C
                         clock pessimism              0.230    18.546    
                         clock uncertainty           -0.237    18.309    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.081    18.390    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 4.397ns (39.291%)  route 6.794ns (60.709%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 18.392 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.900 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[3]
                         net (fo=1, routed)           1.045    13.945    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.306    14.251 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    14.251    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[6]
    SLICE_X40Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.574    18.392    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X40Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[6]/C
                         clock pessimism              0.230    18.622    
                         clock uncertainty           -0.237    18.385    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    18.416    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 4.669ns (42.036%)  route 6.438ns (57.964%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.810 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.810    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.924 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.924    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[4]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.147 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.689    13.836    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[11]
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.331    14.167 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000    14.167    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[11]
    SLICE_X34Y9          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498    18.316    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X34Y9          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/C
                         clock pessimism              0.230    18.546    
                         clock uncertainty           -0.237    18.309    
    SLICE_X34Y9          FDRE (Setup_fdre_C_D)        0.118    18.427    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 4.568ns (41.872%)  route 6.341ns (58.128%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.810 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.810    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/carry[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.049 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.592    13.641    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[9]
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.328    13.969 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000    13.969    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[9]
    SLICE_X34Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498    18.316    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X34Y10         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                         clock pessimism              0.230    18.546    
                         clock uncertainty           -0.237    18.309    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.118    18.427    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 4.328ns (39.600%)  route 6.601ns (60.400%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 18.388 - 15.625 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.752     3.060    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X38Y3          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     3.578 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[3][7]/Q
                         net (fo=2, routed)           1.254     4.832    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.150     4.982 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.561     5.543    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I4
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.332     5.875 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     5.875    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[8]
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.422 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           1.109     7.531    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/I1
    SLICE_X38Y6          LUT5 (Prop_lut5_I1_O)        0.331     7.862 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[10].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.063     8.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/I4
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[11].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.256    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[11]
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.632 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.632    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/carry[2]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.842    10.693    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I3
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.321    11.014 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.920    11.934    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.260 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.260    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[13]
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.840 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.852    13.692    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[5]
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.297    13.989 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    13.989    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[5]
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.570    18.388    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X36Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                         clock pessimism              0.267    18.655    
                         clock uncertainty           -0.237    18.418    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.075    18.493    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.799%)  route 0.213ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.562     0.903    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X19Y8          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1_reg[19]/Q
                         net (fo=1, routed)           0.213     1.257    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff1[19]
    SLICE_X23Y8          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.827     1.197    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_m_axis_aclk
    SLICE_X23Y8          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[19]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y8          FDRE (Hold_fdre_C_D)         0.076     1.239    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/slv_reg_0_sync_ff2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.141%)  route 0.225ns (57.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.555     0.896    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y33         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/Q
                         net (fo=2, routed)           0.225     1.285    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][0]_0
    SLICE_X24Y31         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.819     1.189    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/aclk
    SLICE_X24Y31         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]_srl12/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X24Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.257    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]_srl12
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.926%)  route 0.227ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.556     0.897    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/aclk
    SLICE_X24Y34         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/Q
                         net (fo=2, routed)           0.227     1.288    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]_1
    SLICE_X20Y32         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.822     1.192    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y32         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/CLK
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.260    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.199%)  route 0.211ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.548     0.889    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y23         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/Q
                         net (fo=2, routed)           0.211     1.248    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][12]_0
    SLICE_X24Y22         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.815     1.185    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/aclk
    SLICE_X24Y22         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][12]_srl8/CLK
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.215    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.916%)  route 0.214ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.559     0.900    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y41         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/Q
                         net (fo=2, routed)           0.214     1.261    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[16][12]_0
    SLICE_X24Y41         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.827     1.197    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/aclk
    SLICE_X24Y41         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][12]_srl16/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.227    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][12]_srl16
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.561     0.902    ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X33Y56         FDRE                                         r  ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/Q
                         net (fo=1, routed)           0.113     1.156    ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/Q[15]
    SLICE_X34Y55         SRL16E                                       r  ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.831     1.201    ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X34Y55         SRL16E                                       r  ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/CLK
                         clock pessimism             -0.263     0.938    
    SLICE_X34Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    ebaz4205_i/FILTER/CIC_Q_1024/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][4]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.916%)  route 0.214ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.552     0.893    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y30         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=2, routed)           0.214     1.254    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][4]_0
    SLICE_X24Y30         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][4]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.818     1.188    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/aclk
    SLICE_X24Y30         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][4]_srl11/CLK
                         clock pessimism             -0.034     1.154    
    SLICE_X24Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.218    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][4]_srl11
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.906%)  route 0.231ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.559     0.900    ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X21Y7          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/DDC/LO/DDS_LO_axi_interface/inst/dds_axi_interface_logic_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.231     1.271    ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[4]
    SLICE_X22Y8          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.827     1.197    ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X22Y8          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.072     1.235    ebaz4205_i/PS/ps7_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.106%)  route 0.212ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.548     0.889    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y23         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/Q
                         net (fo=2, routed)           0.212     1.249    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][13]_0
    SLICE_X24Y22         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.815     1.185    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/aclk
    SLICE_X24Y22         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][13]_srl8/CLK
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.212    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][2]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.033%)  route 0.226ns (57.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.555     0.896    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y33         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/Q
                         net (fo=2, routed)           0.226     1.286    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][2]_0
    SLICE_X24Y31         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][2]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.819     1.189    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/aclk
    SLICE_X24Y31         SRL16E                                       r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][2]_srl12/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X24Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.249    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][2]_srl12
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y4  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y5  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y2  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y1  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X12Y3  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           33  Failing Endpoints,  Worst Slack      -31.175ns,  Total Violation     -423.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.175ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        31.197ns  (logic 6.284ns (20.143%)  route 24.913ns (79.857%))
  Logic Levels:           47  (LUT4=3 LUT5=24 LUT6=20)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 112.685 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.508   138.328    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   138.452 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_19/O
                         net (fo=3, routed)           0.504   138.957    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0206
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   139.081 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=3, routed)           0.344   139.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_12/O
                         net (fo=3, routed)           0.312   139.861    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.985 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9/O
                         net (fo=4, routed)           0.496   140.481    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.124   140.605 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.520   141.125    ebaz4205_i/AM_demodulator/sqrt32_0/U[1]
    SLICE_X13Y87         LUT6 (Prop_lut6_I2_O)        0.124   141.249 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.564   141.813    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105
    SLICE_X11Y87         LUT5 (Prop_lut5_I0_O)        0.124   141.937 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.149   142.086    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.124   142.210 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.571   142.782    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124   142.906 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.319   143.225    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124   143.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_comp/O
                         net (fo=2, routed)           0.190   143.539    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[0]
    SLICE_X13Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.493   112.685    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X13Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[0]/C
                         clock pessimism              0.000   112.685    
                         clock uncertainty           -0.281   112.404    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)       -0.040   112.364    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                        112.364    
                         arrival time                        -143.539    
  -------------------------------------------------------------------
                         slack                                -31.175    

Slack (VIOLATED) :        -30.866ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        31.007ns  (logic 6.284ns (20.266%)  route 24.723ns (79.734%))
  Logic Levels:           47  (LUT4=3 LUT5=24 LUT6=20)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 112.685 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.508   138.328    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   138.452 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_19/O
                         net (fo=3, routed)           0.504   138.957    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0206
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   139.081 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=3, routed)           0.344   139.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_12/O
                         net (fo=3, routed)           0.312   139.861    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.985 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9/O
                         net (fo=4, routed)           0.496   140.481    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.124   140.605 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.520   141.125    ebaz4205_i/AM_demodulator/sqrt32_0/U[1]
    SLICE_X13Y87         LUT6 (Prop_lut6_I2_O)        0.124   141.249 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.564   141.813    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105
    SLICE_X11Y87         LUT5 (Prop_lut5_I0_O)        0.124   141.937 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.149   142.086    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.124   142.210 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.571   142.782    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124   142.906 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.319   143.225    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124   143.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_comp/O
                         net (fo=2, routed)           0.000   143.349    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[16]
    SLICE_X12Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.493   112.685    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X12Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[16]/C
                         clock pessimism              0.000   112.685    
                         clock uncertainty           -0.281   112.404    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.079   112.483    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[16]
  -------------------------------------------------------------------
                         required time                        112.483    
                         arrival time                        -143.349    
  -------------------------------------------------------------------
                         slack                                -30.866    

Slack (VIOLATED) :        -28.700ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        28.682ns  (logic 5.664ns (19.747%)  route 23.018ns (80.253%))
  Logic Levels:           42  (LUT4=3 LUT5=21 LUT6=18)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 112.686 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.508   138.328    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   138.452 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_19/O
                         net (fo=3, routed)           0.504   138.957    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0206
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   139.081 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=3, routed)           0.344   139.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_12/O
                         net (fo=3, routed)           0.312   139.861    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.985 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9/O
                         net (fo=4, routed)           0.496   140.481    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.124   140.605 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.420   141.024    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[1]
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.494   112.686    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/C
                         clock pessimism              0.000   112.686    
                         clock uncertainty           -0.281   112.405    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.081   112.324    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        112.324    
                         arrival time                        -141.024    
  -------------------------------------------------------------------
                         slack                                -28.700    

Slack (VIOLATED) :        -28.668ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        28.664ns  (logic 5.664ns (19.760%)  route 23.000ns (80.240%))
  Logic Levels:           42  (LUT4=3 LUT5=21 LUT6=18)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 112.686 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.508   138.328    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   138.452 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_19/O
                         net (fo=3, routed)           0.504   138.957    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0206
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.124   139.081 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=3, routed)           0.344   139.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_12/O
                         net (fo=3, routed)           0.312   139.861    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.124   139.985 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9/O
                         net (fo=4, routed)           0.496   140.481    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.124   140.605 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.401   141.006    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[17]
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.494   112.686    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/C
                         clock pessimism              0.000   112.686    
                         clock uncertainty           -0.281   112.405    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.067   112.338    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                        112.338    
                         arrival time                        -141.006    
  -------------------------------------------------------------------
                         slack                                -28.668    

Slack (VIOLATED) :        -26.198ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        26.195ns  (logic 5.044ns (19.256%)  route 21.151ns (80.744%))
  Logic Levels:           37  (LUT4=3 LUT5=17 LUT6=17)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 112.687 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.716   138.537    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[2]
    SLICE_X13Y89         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.495   112.687    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X13Y89         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[2]/C
                         clock pessimism              0.000   112.687    
                         clock uncertainty           -0.281   112.406    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)       -0.067   112.339    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                        112.339    
                         arrival time                        -138.537    
  -------------------------------------------------------------------
                         slack                                -26.198    

Slack (VIOLATED) :        -26.140ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        26.130ns  (logic 5.044ns (19.303%)  route 21.086ns (80.697%))
  Logic Levels:           37  (LUT4=3 LUT5=17 LUT6=17)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 112.680 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.340   134.180    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X17Y87         LUT5 (Prop_lut5_I0_O)        0.124   134.304 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.826   135.130    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.124   135.254 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_19_comp/O
                         net (fo=2, routed)           0.171   135.425    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0308
    SLICE_X18Y88         LUT5 (Prop_lut5_I4_O)        0.124   135.549 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_14/O
                         net (fo=3, routed)           0.596   136.145    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   136.269 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=3, routed)           0.313   136.583    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X16Y88         LUT5 (Prop_lut5_I0_O)        0.124   136.707 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=4, routed)           0.990   137.697    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.124   137.821 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1/O
                         net (fo=20, routed)          0.651   138.472    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[18]
    SLICE_X14Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.488   112.680    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X14Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[18]/C
                         clock pessimism              0.000   112.680    
                         clock uncertainty           -0.281   112.399    
    SLICE_X14Y88         FDRE (Setup_fdre_C_D)       -0.067   112.332    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        112.332    
                         arrival time                        -138.472    
  -------------------------------------------------------------------
                         slack                                -26.140    

Slack (VIOLATED) :        -22.967ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        22.991ns  (logic 4.424ns (19.242%)  route 18.567ns (80.758%))
  Logic Levels:           32  (LUT4=3 LUT5=13 LUT6=16)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 112.678 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.824   134.664    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X19Y87         LUT6 (Prop_lut6_I3_O)        0.124   134.788 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp_1/O
                         net (fo=20, routed)          0.545   135.333    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[19]
    SLICE_X16Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.486   112.678    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X16Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[19]/C
                         clock pessimism              0.000   112.678    
                         clock uncertainty           -0.281   112.397    
    SLICE_X16Y87         FDRE (Setup_fdre_C_D)       -0.031   112.366    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                        112.366    
                         arrival time                        -135.333    
  -------------------------------------------------------------------
                         slack                                -22.967    

Slack (VIOLATED) :        -22.866ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        22.854ns  (logic 4.424ns (19.358%)  route 18.430ns (80.642%))
  Logic Levels:           32  (LUT4=3 LUT5=13 LUT6=16)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 112.678 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.350   131.158    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X20Y87         LUT5 (Prop_lut5_I0_O)        0.124   131.282 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=7, routed)           0.610   131.892    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.016 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.318   132.333    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X19Y89         LUT5 (Prop_lut5_I4_O)        0.124   132.457 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.575   133.032    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X19Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.156 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.560   133.716    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.124   133.840 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.824   134.664    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X19Y87         LUT6 (Prop_lut6_I3_O)        0.124   134.788 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp_1/O
                         net (fo=20, routed)          0.408   135.196    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[3]
    SLICE_X18Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.486   112.678    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X18Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[3]/C
                         clock pessimism              0.000   112.678    
                         clock uncertainty           -0.281   112.397    
    SLICE_X18Y87         FDRE (Setup_fdre_C_D)       -0.067   112.330    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                        112.330    
                         arrival time                        -135.196    
  -------------------------------------------------------------------
                         slack                                -22.866    

Slack (VIOLATED) :        -19.844ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        19.854ns  (logic 3.804ns (19.160%)  route 16.050ns (80.840%))
  Logic Levels:           27  (LUT4=3 LUT5=9 LUT6=15)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 112.677 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.639   131.447    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X19Y87         LUT6 (Prop_lut6_I3_O)        0.124   131.571 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp_1/O
                         net (fo=24, routed)          0.624   132.195    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[20]
    SLICE_X20Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.485   112.677    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X20Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[20]/C
                         clock pessimism              0.000   112.677    
                         clock uncertainty           -0.281   112.396    
    SLICE_X20Y87         FDRE (Setup_fdre_C_D)       -0.045   112.351    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[20]
  -------------------------------------------------------------------
                         required time                        112.351    
                         arrival time                        -132.196    
  -------------------------------------------------------------------
                         slack                                -19.844    

Slack (VIOLATED) :        -19.702ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        19.695ns  (logic 3.804ns (19.314%)  route 15.891ns (80.686%))
  Logic Levels:           27  (LUT4=3 LUT5=9 LUT6=15)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 112.677 - 110.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 112.342 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.659   112.342    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y87         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.456   112.798 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=13, routed)          0.847   113.645    ebaz4205_i/AM_demodulator/sqrt32_0/P[29]
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.124   113.769 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.554   114.323    ebaz4205_i/AM_demodulator/sqrt32_0/U[14]
    SLICE_X15Y87         LUT6 (Prop_lut6_I4_O)        0.124   114.447 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=7, routed)           0.568   115.015    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   115.139 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_8/O
                         net (fo=2, routed)           0.414   115.553    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1226
    SLICE_X15Y90         LUT5 (Prop_lut5_I4_O)        0.124   115.677 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_4/O
                         net (fo=5, routed)           0.518   116.194    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124   116.318 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.576   116.894    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   117.018 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.593   117.611    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124   117.735 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=36, routed)          0.608   118.343    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X17Y90         LUT4 (Prop_lut4_I2_O)        0.124   118.467 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.969   119.435    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124   119.559 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.687   120.247    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X16Y91         LUT4 (Prop_lut4_I2_O)        0.124   120.371 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_5/O
                         net (fo=3, routed)           0.603   120.974    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0922
    SLICE_X15Y91         LUT5 (Prop_lut5_I2_O)        0.124   121.098 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=8, routed)           0.594   121.692    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X16Y92         LUT6 (Prop_lut6_I5_O)        0.124   121.816 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0/O
                         net (fo=29, routed)          0.409   122.225    ebaz4205_i/AM_demodulator/sqrt32_0/U[8]
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124   122.349 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.334   122.683    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0823
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124   122.807 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2_comp_1/O
                         net (fo=1, routed)           0.817   123.624    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722_repN_1
    SLICE_X17Y91         LUT6 (Prop_lut6_I5_O)        0.124   123.748 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_comp/O
                         net (fo=25, routed)          0.381   124.129    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X17Y90         LUT6 (Prop_lut6_I2_O)        0.124   124.253 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_9/O
                         net (fo=3, routed)           0.745   124.999    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0717
    SLICE_X19Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.123 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=4, routed)           0.334   125.456    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X18Y90         LUT5 (Prop_lut5_I0_O)        0.124   125.580 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.451   126.031    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y90         LUT6 (Prop_lut6_I5_O)        0.124   126.155 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0/O
                         net (fo=28, routed)          0.598   126.753    ebaz4205_i/AM_demodulator/sqrt32_0/U[6]
    SLICE_X19Y90         LUT6 (Prop_lut6_I2_O)        0.124   126.877 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_14/O
                         net (fo=2, routed)           0.607   127.484    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0615
    SLICE_X21Y89         LUT5 (Prop_lut5_I4_O)        0.124   127.608 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.308   127.916    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.040 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.626   128.666    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517
    SLICE_X20Y90         LUT6 (Prop_lut6_I3_O)        0.124   128.790 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp/O
                         net (fo=26, routed)          0.716   129.506    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X21Y91         LUT6 (Prop_lut6_I3_O)        0.124   129.630 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_13/O
                         net (fo=3, routed)           0.613   130.243    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411
    SLICE_X21Y89         LUT5 (Prop_lut5_I0_O)        0.124   130.367 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.317   130.684    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X21Y88         LUT5 (Prop_lut5_I0_O)        0.124   130.808 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.639   131.447    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X19Y87         LUT6 (Prop_lut6_I3_O)        0.124   131.571 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp_1/O
                         net (fo=24, routed)          0.466   132.037    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[4]
    SLICE_X21Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.485   112.677    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X21Y87         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[4]/C
                         clock pessimism              0.000   112.677    
                         clock uncertainty           -0.281   112.396    
    SLICE_X21Y87         FDRE (Setup_fdre_C_D)       -0.061   112.335    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        112.335    
                         arrival time                        -132.037    
  -------------------------------------------------------------------
                         slack                                -19.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.148ns (20.061%)  route 0.590ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.563     0.904    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X32Y3          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.148     1.052 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.590     1.641    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X20Y3          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.830     1.200    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X20Y3          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.006     1.487    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.231ns (28.363%)  route 0.583ns (71.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.563     0.904    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X11Y90         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/Q
                         net (fo=1, routed)           0.209     1.254    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_alias
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.299 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.168     1.467    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1026
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.512 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.206     1.718    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[25]
    SLICE_X14Y90         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.829     1.199    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X14Y90         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[25]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.066     1.546    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.547%)  route 0.677ns (78.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.559     0.900    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y88         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/Q
                         net (fo=5, routed)           0.296     1.336    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_2_alias
    SLICE_X18Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.381 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=59, routed)          0.382     1.763    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[29]
    SLICE_X15Y85         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.825     1.195    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X15Y85         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[29]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.281     1.476    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.070     1.546    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.233%)  route 0.650ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.563     0.904    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X11Y90         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica/Q
                         net (fo=1, routed)           0.209     1.254    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_alias
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.299 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.168     1.467    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1026
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.512 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=30, routed)          0.273     1.784    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[9]
    SLICE_X14Y90         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.829     1.199    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X14Y90         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[9]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.070     1.550    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.179%)  route 0.692ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.557     0.898    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y86         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y86         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=13, routed)          0.332     1.370    ebaz4205_i/AM_demodulator/sqrt32_0/P[28]
    SLICE_X14Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.415 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=50, routed)          0.361     1.776    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[12]
    SLICE_X16Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.824     1.194    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X16Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[12]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.281     1.475    
    SLICE_X16Y84         FDRE (Hold_fdre_C_D)         0.059     1.534    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.278%)  route 0.688ns (78.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.559     0.900    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y88         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_2/Q
                         net (fo=5, routed)           0.296     1.336    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_2_alias
    SLICE_X18Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.381 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=59, routed)          0.393     1.774    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[13]
    SLICE_X16Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.824     1.194    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X16Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[13]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.281     1.475    
    SLICE_X16Y84         FDRE (Hold_fdre_C_D)         0.052     1.527    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.847%)  route 0.658ns (72.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.560     0.901    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y86         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/Q
                         net (fo=3, routed)           0.186     1.251    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_1_alias
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.296 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.293     1.589    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.634 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.178     1.813    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[17]
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.831     1.201    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.070     1.552    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.557     0.898    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y86         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y86         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=13, routed)          0.332     1.370    ebaz4205_i/AM_demodulator/sqrt32_0/P[28]
    SLICE_X14Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.415 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=50, routed)          0.396     1.811    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[28]
    SLICE_X15Y85         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.825     1.195    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X15Y85         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[28]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.281     1.476    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.066     1.542    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.254ns (27.271%)  route 0.677ns (72.729%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.560     0.901    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y86         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_1/Q
                         net (fo=3, routed)           0.186     1.251    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_1_alias
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.296 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.293     1.589    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.634 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_3/O
                         net (fo=17, routed)          0.198     1.832    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[1]
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.831     1.201    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y88         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.066     1.548    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.587%)  route 0.764ns (80.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.557     0.898    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y86         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]_replica_3/Q
                         net (fo=22, routed)          0.273     1.311    ebaz4205_i/AM_demodulator/sqrt32_0/S[30]_repN_3_alias
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.356 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=53, routed)          0.491     1.847    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_tdata[14]
    SLICE_X11Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.827     1.197    ebaz4205_i/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y84         FDRE                                         r  ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[14]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.070     1.548    ebaz4205_i/I2S_Transmitter_0/inst/buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           34  Failing Endpoints,  Worst Slack       -7.811ns,  Total Violation     -188.255ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.811ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.935ns  (logic 4.727ns (59.571%)  route 3.208ns (40.429%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.573 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.573    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.907 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[1]
                         net (fo=1, routed)           0.000   150.907    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[13]
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.907    
  -------------------------------------------------------------------
                         slack                                 -7.811    

Slack (VIOLATED) :        -7.790ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.914ns  (logic 4.706ns (59.464%)  route 3.208ns (40.536%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.573 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.573    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   150.886 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[3]
                         net (fo=1, routed)           0.000   150.886    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.886    
  -------------------------------------------------------------------
                         slack                                 -7.790    

Slack (VIOLATED) :        -7.716ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.840ns  (logic 4.632ns (59.082%)  route 3.208ns (40.918%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.573 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.573    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   150.812 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[2]
                         net (fo=1, routed)           0.000   150.812    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.812    
  -------------------------------------------------------------------
                         slack                                 -7.716    

Slack (VIOLATED) :        -7.700ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.824ns  (logic 4.616ns (58.998%)  route 3.208ns (41.002%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.573 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.573    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   150.796 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[0]
                         net (fo=1, routed)           0.000   150.796    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[12]
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.796    
  -------------------------------------------------------------------
                         slack                                 -7.700    

Slack (VIOLATED) :        -7.652ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.772ns  (logic 4.543ns (58.450%)  route 3.229ns (41.550%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 143.306 - 140.625 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 142.967 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.659   142.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456   143.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/Q
                         net (fo=28, routed)          1.433   144.856    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_1_alias
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.124   144.980 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.980    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   145.620 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.429   146.049    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X23Y52         LUT2 (Prop_lut2_I0_O)        0.306   146.355 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.355    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   146.995 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.662   147.656    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X22Y54         LUT2 (Prop_lut2_I0_O)        0.306   147.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000   147.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.706   149.552    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X21Y54         LUT2 (Prop_lut2_I0_O)        0.303   149.855 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.855    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.405 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.405    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.739 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[1]
                         net (fo=1, routed)           0.000   150.739    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[13]
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.489   143.306    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/C
                         clock pessimism              0.000   143.306    
                         clock uncertainty           -0.281   143.025    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.062   143.087    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                        143.087    
                         arrival time                        -150.739    
  -------------------------------------------------------------------
                         slack                                 -7.652    

Slack (VIOLATED) :        -7.631ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.751ns  (logic 4.522ns (58.338%)  route 3.229ns (41.662%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 143.306 - 140.625 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 142.967 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.659   142.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456   143.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/Q
                         net (fo=28, routed)          1.433   144.856    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_1_alias
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.124   144.980 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.980    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   145.620 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.429   146.049    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X23Y52         LUT2 (Prop_lut2_I0_O)        0.306   146.355 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.355    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   146.995 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.662   147.656    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X22Y54         LUT2 (Prop_lut2_I0_O)        0.306   147.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000   147.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.706   149.552    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X21Y54         LUT2 (Prop_lut2_I0_O)        0.303   149.855 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.855    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.405 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.405    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   150.718 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[3]
                         net (fo=1, routed)           0.000   150.718    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.489   143.306    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                         clock pessimism              0.000   143.306    
                         clock uncertainty           -0.281   143.025    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.062   143.087    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                        143.087    
                         arrival time                        -150.718    
  -------------------------------------------------------------------
                         slack                                 -7.631    

Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.691ns  (logic 4.483ns (58.289%)  route 3.208ns (41.711%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   150.663 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[3]
                         net (fo=1, routed)           0.000   150.663    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[11]
    SLICE_X11Y51         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y51         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.663    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.557ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.677ns  (logic 4.448ns (57.936%)  route 3.229ns (42.064%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 143.306 - 140.625 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 142.967 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.659   142.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456   143.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/Q
                         net (fo=28, routed)          1.433   144.856    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_1_alias
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.124   144.980 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.980    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   145.620 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.429   146.049    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X23Y52         LUT2 (Prop_lut2_I0_O)        0.306   146.355 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.355    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   146.995 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.662   147.656    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X22Y54         LUT2 (Prop_lut2_I0_O)        0.306   147.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000   147.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.706   149.552    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X21Y54         LUT2 (Prop_lut2_I0_O)        0.303   149.855 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.855    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.405 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.405    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   150.644 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[2]
                         net (fo=1, routed)           0.000   150.644    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.489   143.306    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000   143.306    
                         clock uncertainty           -0.281   143.025    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.062   143.087    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                        143.087    
                         arrival time                        -150.644    
  -------------------------------------------------------------------
                         slack                                 -7.557    

Slack (VIOLATED) :        -7.541ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.661ns  (logic 4.432ns (57.848%)  route 3.229ns (42.152%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 143.306 - 140.625 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 142.967 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.659   142.967    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456   143.423 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/Q
                         net (fo=28, routed)          1.433   144.856    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_1_alias
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.124   144.980 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.980    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   145.620 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.429   146.049    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X23Y52         LUT2 (Prop_lut2_I0_O)        0.306   146.355 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.355    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   146.995 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                         net (fo=2, routed)           0.662   147.656    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X22Y54         LUT2 (Prop_lut2_I0_O)        0.306   147.962 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3/O
                         net (fo=1, routed)           0.000   147.962    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_3_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.512 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.512    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.846 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.706   149.552    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X21Y54         LUT2 (Prop_lut2_I0_O)        0.303   149.855 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.855    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.405 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.405    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   150.628 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[0]
                         net (fo=1, routed)           0.000   150.628    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[12]
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.489   143.306    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X21Y55         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
                         clock pessimism              0.000   143.306    
                         clock uncertainty           -0.281   143.025    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)        0.062   143.087    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                        143.087    
                         arrival time                        -150.628    
  -------------------------------------------------------------------
                         slack                                 -7.541    

Slack (VIOLATED) :        -7.507ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.631ns  (logic 4.423ns (57.961%)  route 3.208ns (42.039%))
  Logic Levels:           11  (CARRY4=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.315 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.664   142.972    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456   143.428 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          1.474   144.902    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.124   145.026 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   145.026    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.576 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.576    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.910 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577   146.488    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.303   146.791 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.791    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.192 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.192    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.526 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.612   148.137    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.303   148.440 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.440    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.841 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.841    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.175 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.545   149.720    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.303   150.023 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   150.023    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   150.603 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/O[2]
                         net (fo=1, routed)           0.000   150.603    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[10]
    SLICE_X11Y51         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       1.498   143.315    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y51         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/C
                         clock pessimism              0.000   143.315    
                         clock uncertainty           -0.281   143.034    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062   143.096    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]
  -------------------------------------------------------------------
                         required time                        143.096    
                         arrival time                        -150.603    
  -------------------------------------------------------------------
                         slack                                 -7.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.423ns (56.163%)  route 0.330ns (43.837%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/Q
                         net (fo=37, routed)          0.232     1.273    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_1_alias
    SLICE_X25Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.318 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.318    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig593_out
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.383 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.098     1.481    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[1]
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.107     1.588 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.588    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.653 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.653    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[3]
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.828     1.198    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.430ns (55.450%)  route 0.345ns (44.550%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.562     0.903    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/Q
                         net (fo=16, routed)          0.189     1.232    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.277 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.277    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig695_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.343 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.157     1.500    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.108     1.608 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     1.608    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.678 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.678    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[2]
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.831     1.201    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.587    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.423ns (54.112%)  route 0.359ns (45.888%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.562     0.903    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/Q
                         net (fo=16, routed)          0.164     1.208    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_alias
    SLICE_X19Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.253 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.253    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig593_out
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.318 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.195     1.512    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[1]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.107     1.619 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     1.619    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.684 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.684    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[3]
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.831     1.201    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.587    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.256ns (32.085%)  route 0.542ns (67.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/Q
                         net (fo=37, routed)          0.542     1.582    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_1_alias
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.627 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.627    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig513_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.697 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.697    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.828     1.198    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.251ns (30.997%)  route 0.559ns (69.003%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica_1/Q
                         net (fo=28, routed)          0.559     1.599    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_1_alias
    SLICE_X22Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.644 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.644    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.709 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.709    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.828     1.198    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.536%)  route 0.620ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.564     0.905    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X33Y2          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/Q
                         net (fo=3, routed)           0.620     1.665    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy
    SLICE_X32Y2          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.832     1.202    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X32Y2          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.052     1.535    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.433ns (52.793%)  route 0.387ns (47.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.559     0.900    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y52         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica_1/Q
                         net (fo=37, routed)          0.230     1.271    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_1_alias
    SLICE_X25Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.316 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.316    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig444_out
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.386 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.157     1.543    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.107     1.650 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     1.650    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.720 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.720    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[2]
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.828     1.198    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X23Y52         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.791%)  route 0.652ns (82.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.550     0.891    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y25         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.652     1.683    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input
    SLICE_X33Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.823     1.193    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X33Y17         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.281     1.474    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.070     1.544    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.251ns (30.438%)  route 0.574ns (69.562%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.562     0.903    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_replica/Q
                         net (fo=16, routed)          0.574     1.617    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[1]_repN_alias
    SLICE_X18Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.662 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.662    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig692_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.727 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.727    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X18Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.831     1.201    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.587    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.876%)  route 0.573ns (69.124%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.562     0.903    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_replica/Q
                         net (fo=21, routed)          0.573     1.617    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/gpio_io_o[0]_repN_alias
    SLICE_X18Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.662 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.662    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig513_out
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.732 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.732    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X18Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10093, routed)       0.831     1.201    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y50         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.587    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.580ns (11.720%)  route 4.369ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.754     3.062    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.786     7.304    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.583     8.011    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.501    12.693    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/clk_track_reg/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X18Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    ebaz4205_i/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.580ns (11.720%)  route 4.369ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.754     3.062    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.786     7.304    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.583     8.011    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.501    12.693    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X18Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    ebaz4205_i/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.580ns (11.720%)  route 4.369ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.754     3.062    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.786     7.304    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.583     8.011    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.501    12.693    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X18Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    ebaz4205_i/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.580ns (11.720%)  route 4.369ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.754     3.062    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          3.786     7.304    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.583     8.011    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        1.501    12.693    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X18Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    ebaz4205_i/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.981%)  route 1.885ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.592     0.933    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.699     2.773    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.818 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     3.004    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.832     1.202    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/clk_track_reg/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    ebaz4205_i/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.981%)  route 1.885ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.592     0.933    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.699     2.773    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.818 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     3.004    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.832     1.202    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    ebaz4205_i/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.981%)  route 1.885ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.592     0.933    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.699     2.773    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.818 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     3.004    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.832     1.202    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    ebaz4205_i/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.981%)  route 1.885ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.592     0.933    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.699     2.773    ebaz4205_i/DivideBy10/inst/resetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.818 f  ebaz4205_i/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     3.004    ebaz4205_i/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X18Y49         FDCE                                         f  ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1977, routed)        0.832     1.202    ebaz4205_i/DivideBy10/inst/clk
    SLICE_X18Y49         FDCE                                         r  ebaz4205_i/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.076    ebaz4205_i/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.928    





