/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  reg [8:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_4z[8]);
  assign celloutsig_1_9z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_4z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_1z[3] ? celloutsig_1_9z : celloutsig_1_7z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? in_data[68] : celloutsig_0_0z);
  assign celloutsig_0_12z = celloutsig_0_7z[7:4] / { 1'h1, celloutsig_0_3z[2], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z } >= { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[124:114] >= in_data[139:129];
  assign celloutsig_0_0z = ! in_data[45:33];
  assign celloutsig_1_13z = ! { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_19z = ! { celloutsig_1_1z[7], celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_8z = ! { celloutsig_0_7z[4:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_13z = ! { celloutsig_0_3z[3], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[25], celloutsig_0_0z, celloutsig_0_0z } < { in_data[51:50], celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[88:78], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z } < { in_data[88:72], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z } < { celloutsig_0_3z[3:2], celloutsig_0_14z };
  assign celloutsig_0_17z = { celloutsig_0_3z[3:2], celloutsig_0_4z } < { celloutsig_0_12z[1:0], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[27:15] < { in_data[89:85], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[125:122] < celloutsig_1_1z[12:9];
  assign celloutsig_1_3z = in_data[130] & ~(celloutsig_1_1z[6]);
  assign celloutsig_1_10z = celloutsig_1_1z[13:5] % { 1'h1, celloutsig_1_4z[8:2], celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_10z[3:0] % { 1'h1, celloutsig_1_6z[5], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_17z % { 1'h1, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, in_data[30:28] };
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[162:149] % { 1'h1, in_data[171:159] };
  assign celloutsig_1_11z = celloutsig_1_10z[2] & celloutsig_1_0z;
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_3z[2];
  assign celloutsig_1_16z = celloutsig_1_15z[6] & celloutsig_1_6z[6];
  assign celloutsig_0_9z = celloutsig_0_7z[5] & celloutsig_0_8z;
  assign celloutsig_0_14z = celloutsig_0_11z & celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_12z[1] & celloutsig_0_16z;
  assign celloutsig_0_21z = celloutsig_0_3z[0] & celloutsig_0_12z[2];
  assign celloutsig_0_23z = celloutsig_0_4z & celloutsig_0_21z;
  assign celloutsig_1_12z = { celloutsig_1_1z[11:4], celloutsig_1_7z } >> { celloutsig_1_1z[10:4], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_1z[4:0], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_12z } >> { in_data[153:139], celloutsig_1_13z };
  assign celloutsig_0_25z = { celloutsig_0_3z[2], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z } >> { celloutsig_0_20z[5:2], celloutsig_0_19z };
  assign celloutsig_1_4z = { in_data[108:99], celloutsig_1_3z } ~^ { celloutsig_1_1z[9:1], celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_4z[9:2], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_3z[0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_26z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[52:49];
  assign celloutsig_1_7z = ~((in_data[140] & celloutsig_1_5z) | (celloutsig_1_0z & celloutsig_1_5z));
  assign celloutsig_0_5z = ~((in_data[12] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
