============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.22 - v14.20-s016_1
  Generated on:           Apr 04 2015  12:08:09 am
  Module:                 mult
  Library domain:         timing
    Domain index:         0
    Technology libraries: d04_ln_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_nn_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_wn_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_ln_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_nn_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_wn_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          physical_cells 
    Operating conditions: slow_1.00 
  Library domain:         leakage
    Domain index:         1
    Technology libraries: d04_ln_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_nn_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_wn_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_ln_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_nn_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_wn_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          physical_cells 
    Operating conditions: typical_1.00 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no constraints.


============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.22 - v14.20-s016_1
  Generated on:           Apr 04 2015  12:08:09 am
  Module:                 mult
  Library domain:         timing
    Domain index:         0
    Technology libraries: d04_ln_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_nn_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_wn_misc_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_ln_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_nn_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          d04_wn_p1273_6x2r0_psss_0.75v_-40c_nldm g.0
                          physical_cells 
    Operating conditions: slow_1.00 
  Library domain:         leakage
    Domain index:         1
    Technology libraries: d04_ln_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_nn_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_wn_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_ln_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_nn_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          d04_wn_misc_p1273_6x2r0_tttt_0.915v_105c_nldm_pwr_pincap g.0
                          physical_cells 
    Operating conditions: typical_1.00 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found.
