<stg><name>compute_KNN_Pipeline_COMPUTE_DATA_VITIS_LOOP_142_2</name>


<trans_list>

<trans id="903" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %compute_to_sort_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %load_to_compute_stream_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %local_Query_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_Query_1_reload

]]></Node>
<StgValue><ssdm name="local_Query_1_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %local_Query_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_Query_reload

]]></Node>
<StgValue><ssdm name="local_Query_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i5 0, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %for.inc99.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc99.7:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc99.7:1 %icmp_ln141 = icmp_eq  i16 %indvar_flatten_load, i16 34960

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc99.7:2 %add_ln141 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc99.7:3 %br_ln141 = br i1 %icmp_ln141, void %for.inc115, void %for.end117.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i.i107.7.exit:1 %store_ln142 = store i16 %add_ln141, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc115:0 %ii_load = load i5 %ii

]]></Node>
<StgValue><ssdm name="ii_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc115:3 %icmp_ln142 = icmp_eq  i5 %ii_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc115:4 %select_ln141 = select i1 %icmp_ln142, i5 0, i5 %ii_load

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="513" op_0_bw="513" op_1_bw="513">
<![CDATA[
for.inc115:7 %load_to_compute_stream_s_read = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %load_to_compute_stream_s

]]></Node>
<StgValue><ssdm name="load_to_compute_stream_s_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="513">
<![CDATA[
for.inc115:8 %tmp = trunc i513 %load_to_compute_stream_s_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc115:24 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5">
<![CDATA[
for.inc115:40 %empty_13 = trunc i5 %select_ln141

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc115:43 %br_ln151 = br i1 %empty_13, void %V.i.i107.case.0, void %V.i.i107.case.8

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.exit:0 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.exit:16 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.1.case.1, void %V.i.i107.1.case.9

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.1.exit:0 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.1.exit:16 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.1.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.2.case.2, void %V.i.i107.2.case.10

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.2.exit:0 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.2.exit:16 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.2.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.3.case.3, void %V.i.i107.3.case.11

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.3.exit:0 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.3.exit:16 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.3.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.4.case.4, void %V.i.i107.4.case.12

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.4.exit:0 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.4.exit:16 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.4.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.5.case.5, void %V.i.i107.5.case.13

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.5.exit:0 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.5.exit:16 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.5.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.6.case.6, void %V.i.i107.6.case.14

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.6.exit:0 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.6.exit:16 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %load_to_compute_stream_s_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i107.6.exit:34 %br_ln151 = br i1 %empty_13, void %V.i.i107.7.case.7, void %V.i.i107.7.case.15

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
V.i.i107.7.exit:0 %ii_1 = add i5 %select_ln141, i5 1

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i.i107.7.exit:2 %store_ln142 = store i5 %ii_1, i5 %ii

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.7.exit:3 %br_ln142 = br void %for.inc99.7

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:9 %sp_dim_item_value = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="sp_dim_item_value"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:25 %sp_dim_item_value_1 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:1 %sp_dim_item_value_2 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:17 %sp_dim_item_value_3 = bitcast i32 %tmp_5

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:1 %sp_dim_item_value_4 = bitcast i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:17 %sp_dim_item_value_5 = bitcast i32 %tmp_7

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:1 %sp_dim_item_value_6 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:17 %sp_dim_item_value_7 = bitcast i32 %tmp_10

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:1 %sp_dim_item_value_8 = bitcast i32 %tmp_12

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:17 %sp_dim_item_value_9 = bitcast i32 %tmp_13

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:1 %sp_dim_item_value_10 = bitcast i32 %tmp_15

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:17 %sp_dim_item_value_11 = bitcast i32 %tmp_16

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_11"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:1 %sp_dim_item_value_12 = bitcast i32 %tmp_18

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_12"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:17 %sp_dim_item_value_13 = bitcast i32 %tmp_19

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_13"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:1 %sp_dim_item_value_14 = bitcast i32 %tmp_21

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_14"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:17 %sp_dim_item_value_15 = bitcast i32 %tmp_22

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_15"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="126" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="142" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="158" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="174" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="190" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="206" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:10 %input_assign = fsub i32 %sp_dim_item_value, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:26 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:2 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:18 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:2 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:18 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:2 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:18 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:2 %input_assign_8 = fsub i32 %sp_dim_item_value_8, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_8"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:18 %input_assign_9 = fsub i32 %sp_dim_item_value_9, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_9"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:2 %input_assign_s = fsub i32 %sp_dim_item_value_10, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_s"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:18 %input_assign_10 = fsub i32 %sp_dim_item_value_11, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_10"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:2 %input_assign_11 = fsub i32 %sp_dim_item_value_12, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_11"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:18 %input_assign_12 = fsub i32 %sp_dim_item_value_13, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_12"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:2 %input_assign_13 = fsub i32 %sp_dim_item_value_14, i32 %local_Query_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_13"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:18 %input_assign_14 = fsub i32 %sp_dim_item_value_15, i32 %local_Query_1_reload_read

]]></Node>
<StgValue><ssdm name="input_assign_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="222" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:17 %tmp_1 = fcmp_ogt  i32 %input_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:9 %tmp_14 = fcmp_ogt  i32 %input_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:9 %tmp_24 = fcmp_ogt  i32 %input_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:9 %tmp_28 = fcmp_ogt  i32 %input_assign_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:9 %tmp_32 = fcmp_ogt  i32 %input_assign_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:9 %tmp_36 = fcmp_ogt  i32 %input_assign_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:9 %tmp_40 = fcmp_ogt  i32 %input_assign_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:9 %tmp_44 = fcmp_ogt  i32 %input_assign_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:11 %bitcast_ln41 = bitcast i32 %input_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc115:12 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
for.inc115:13 %trunc_ln41 = trunc i32 %bitcast_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc115:14 %icmp_ln41 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc115:15 %icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc115:16 %or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:17 %tmp_1 = fcmp_ogt  i32 %input_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc115:18 %and_ln41 = and i1 %or_ln41, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:19 %xor_ln41 = xor i32 %bitcast_ln41, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:20 %bitcast_ln41_1 = bitcast i32 %xor_ln41

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc115:21 %delta = select i1 %and_ln41, i32 %input_assign, i32 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:3 %bitcast_ln41_4 = bitcast i32 %input_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_4"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.exit:4 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.exit:5 %trunc_ln41_2 = trunc i32 %bitcast_ln41_4

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.exit:6 %icmp_ln41_4 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_4"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.exit:7 %icmp_ln41_5 = icmp_eq  i23 %trunc_ln41_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_5"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.exit:8 %or_ln41_2 = or i1 %icmp_ln41_5, i1 %icmp_ln41_4

]]></Node>
<StgValue><ssdm name="or_ln41_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:9 %tmp_14 = fcmp_ogt  i32 %input_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.exit:10 %and_ln41_2 = and i1 %or_ln41_2, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln41_2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:11 %xor_ln41_2 = xor i32 %bitcast_ln41_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_2"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:12 %bitcast_ln41_5 = bitcast i32 %xor_ln41_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_5"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.exit:13 %delta_2 = select i1 %and_ln41_2, i32 %input_assign_2, i32 %bitcast_ln41_5

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:3 %bitcast_ln41_8 = bitcast i32 %input_assign_4

]]></Node>
<StgValue><ssdm name="bitcast_ln41_8"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.1.exit:4 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:5 %trunc_ln41_4 = trunc i32 %bitcast_ln41_8

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.1.exit:6 %icmp_ln41_8 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_8"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.1.exit:7 %icmp_ln41_9 = icmp_eq  i23 %trunc_ln41_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_9"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.1.exit:8 %or_ln41_4 = or i1 %icmp_ln41_9, i1 %icmp_ln41_8

]]></Node>
<StgValue><ssdm name="or_ln41_4"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:9 %tmp_24 = fcmp_ogt  i32 %input_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.1.exit:10 %and_ln41_4 = and i1 %or_ln41_4, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln41_4"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:11 %xor_ln41_4 = xor i32 %bitcast_ln41_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_4"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:12 %bitcast_ln41_9 = bitcast i32 %xor_ln41_4

]]></Node>
<StgValue><ssdm name="bitcast_ln41_9"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.1.exit:13 %delta_4 = select i1 %and_ln41_4, i32 %input_assign_4, i32 %bitcast_ln41_9

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:3 %bitcast_ln41_12 = bitcast i32 %input_assign_6

]]></Node>
<StgValue><ssdm name="bitcast_ln41_12"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.2.exit:4 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:5 %trunc_ln41_6 = trunc i32 %bitcast_ln41_12

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.2.exit:6 %icmp_ln41_12 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_12"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.2.exit:7 %icmp_ln41_13 = icmp_eq  i23 %trunc_ln41_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_13"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.2.exit:8 %or_ln41_6 = or i1 %icmp_ln41_13, i1 %icmp_ln41_12

]]></Node>
<StgValue><ssdm name="or_ln41_6"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:9 %tmp_28 = fcmp_ogt  i32 %input_assign_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.2.exit:10 %and_ln41_6 = and i1 %or_ln41_6, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln41_6"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:11 %xor_ln41_6 = xor i32 %bitcast_ln41_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_6"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:12 %bitcast_ln41_13 = bitcast i32 %xor_ln41_6

]]></Node>
<StgValue><ssdm name="bitcast_ln41_13"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.2.exit:13 %delta_6 = select i1 %and_ln41_6, i32 %input_assign_6, i32 %bitcast_ln41_13

]]></Node>
<StgValue><ssdm name="delta_6"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:3 %bitcast_ln41_16 = bitcast i32 %input_assign_8

]]></Node>
<StgValue><ssdm name="bitcast_ln41_16"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.3.exit:4 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:5 %trunc_ln41_8 = trunc i32 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.3.exit:6 %icmp_ln41_16 = icmp_ne  i8 %tmp_31, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_16"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.3.exit:7 %icmp_ln41_17 = icmp_eq  i23 %trunc_ln41_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_17"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.3.exit:8 %or_ln41_8 = or i1 %icmp_ln41_17, i1 %icmp_ln41_16

]]></Node>
<StgValue><ssdm name="or_ln41_8"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:9 %tmp_32 = fcmp_ogt  i32 %input_assign_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.3.exit:10 %and_ln41_8 = and i1 %or_ln41_8, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln41_8"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:11 %xor_ln41_8 = xor i32 %bitcast_ln41_16, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_8"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:12 %bitcast_ln41_17 = bitcast i32 %xor_ln41_8

]]></Node>
<StgValue><ssdm name="bitcast_ln41_17"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.3.exit:13 %delta_8 = select i1 %and_ln41_8, i32 %input_assign_8, i32 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="delta_8"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:3 %bitcast_ln41_20 = bitcast i32 %input_assign_s

]]></Node>
<StgValue><ssdm name="bitcast_ln41_20"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.4.exit:4 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:5 %trunc_ln41_10 = trunc i32 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.4.exit:6 %icmp_ln41_20 = icmp_ne  i8 %tmp_35, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_20"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.4.exit:7 %icmp_ln41_21 = icmp_eq  i23 %trunc_ln41_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_21"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.4.exit:8 %or_ln41_10 = or i1 %icmp_ln41_21, i1 %icmp_ln41_20

]]></Node>
<StgValue><ssdm name="or_ln41_10"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:9 %tmp_36 = fcmp_ogt  i32 %input_assign_s, i32 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.4.exit:10 %and_ln41_10 = and i1 %or_ln41_10, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln41_10"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:11 %xor_ln41_10 = xor i32 %bitcast_ln41_20, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_10"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:12 %bitcast_ln41_21 = bitcast i32 %xor_ln41_10

]]></Node>
<StgValue><ssdm name="bitcast_ln41_21"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.4.exit:13 %delta_10 = select i1 %and_ln41_10, i32 %input_assign_s, i32 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="delta_10"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:3 %bitcast_ln41_24 = bitcast i32 %input_assign_11

]]></Node>
<StgValue><ssdm name="bitcast_ln41_24"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.5.exit:4 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_24, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:5 %trunc_ln41_12 = trunc i32 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.5.exit:6 %icmp_ln41_24 = icmp_ne  i8 %tmp_39, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_24"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.5.exit:7 %icmp_ln41_25 = icmp_eq  i23 %trunc_ln41_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_25"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.5.exit:8 %or_ln41_12 = or i1 %icmp_ln41_25, i1 %icmp_ln41_24

]]></Node>
<StgValue><ssdm name="or_ln41_12"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:9 %tmp_40 = fcmp_ogt  i32 %input_assign_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.5.exit:10 %and_ln41_12 = and i1 %or_ln41_12, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln41_12"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:11 %xor_ln41_12 = xor i32 %bitcast_ln41_24, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_12"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:12 %bitcast_ln41_25 = bitcast i32 %xor_ln41_12

]]></Node>
<StgValue><ssdm name="bitcast_ln41_25"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.5.exit:13 %delta_12 = select i1 %and_ln41_12, i32 %input_assign_11, i32 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="delta_12"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:3 %bitcast_ln41_28 = bitcast i32 %input_assign_13

]]></Node>
<StgValue><ssdm name="bitcast_ln41_28"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.6.exit:4 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_28, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:5 %trunc_ln41_14 = trunc i32 %bitcast_ln41_28

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.6.exit:6 %icmp_ln41_28 = icmp_ne  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_28"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.6.exit:7 %icmp_ln41_29 = icmp_eq  i23 %trunc_ln41_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_29"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.6.exit:8 %or_ln41_14 = or i1 %icmp_ln41_29, i1 %icmp_ln41_28

]]></Node>
<StgValue><ssdm name="or_ln41_14"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:9 %tmp_44 = fcmp_ogt  i32 %input_assign_13, i32 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.6.exit:10 %and_ln41_14 = and i1 %or_ln41_14, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln41_14"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:11 %xor_ln41_14 = xor i32 %bitcast_ln41_28, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_14"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:12 %bitcast_ln41_29 = bitcast i32 %xor_ln41_14

]]></Node>
<StgValue><ssdm name="bitcast_ln41_29"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.6.exit:13 %delta_14 = select i1 %and_ln41_14, i32 %input_assign_13, i32 %bitcast_ln41_29

]]></Node>
<StgValue><ssdm name="delta_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="318" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:22 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:14 %mul97_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul97_1"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:14 %mul97_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul97_2"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:14 %mul97_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul97_3"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:14 %mul97_4 = fmul i32 %delta_8, i32 %delta_8

]]></Node>
<StgValue><ssdm name="mul97_4"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:14 %mul97_5 = fmul i32 %delta_10, i32 %delta_10

]]></Node>
<StgValue><ssdm name="mul97_5"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:14 %mul97_6 = fmul i32 %delta_12, i32 %delta_12

]]></Node>
<StgValue><ssdm name="mul97_6"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:14 %mul97_7 = fmul i32 %delta_14, i32 %delta_14

]]></Node>
<StgValue><ssdm name="mul97_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="326" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:22 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:14 %mul97_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul97_1"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:14 %mul97_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul97_2"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:14 %mul97_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul97_3"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:14 %mul97_4 = fmul i32 %delta_8, i32 %delta_8

]]></Node>
<StgValue><ssdm name="mul97_4"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:14 %mul97_5 = fmul i32 %delta_10, i32 %delta_10

]]></Node>
<StgValue><ssdm name="mul97_5"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:14 %mul97_6 = fmul i32 %delta_12, i32 %delta_12

]]></Node>
<StgValue><ssdm name="mul97_6"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:14 %mul97_7 = fmul i32 %delta_14, i32 %delta_14

]]></Node>
<StgValue><ssdm name="mul97_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="334" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:22 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:14 %mul97_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul97_1"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:14 %mul97_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul97_2"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:14 %mul97_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul97_3"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:14 %mul97_4 = fmul i32 %delta_8, i32 %delta_8

]]></Node>
<StgValue><ssdm name="mul97_4"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:14 %mul97_5 = fmul i32 %delta_10, i32 %delta_10

]]></Node>
<StgValue><ssdm name="mul97_5"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:14 %mul97_6 = fmul i32 %delta_12, i32 %delta_12

]]></Node>
<StgValue><ssdm name="mul97_6"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:14 %mul97_7 = fmul i32 %delta_14, i32 %delta_14

]]></Node>
<StgValue><ssdm name="mul97_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="342" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:22 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:14 %mul97_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul97_1"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:14 %mul97_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul97_2"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:14 %mul97_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul97_3"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:14 %mul97_4 = fmul i32 %delta_8, i32 %delta_8

]]></Node>
<StgValue><ssdm name="mul97_4"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:14 %mul97_5 = fmul i32 %delta_10, i32 %delta_10

]]></Node>
<StgValue><ssdm name="mul97_5"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:14 %mul97_6 = fmul i32 %delta_12, i32 %delta_12

]]></Node>
<StgValue><ssdm name="mul97_6"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:14 %mul97_7 = fmul i32 %delta_14, i32 %delta_14

]]></Node>
<StgValue><ssdm name="mul97_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="350" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="358" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:33 %tmp_8 = fcmp_ogt  i32 %input_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:25 %tmp_20 = fcmp_ogt  i32 %input_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:25 %tmp_26 = fcmp_ogt  i32 %input_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:25 %tmp_30 = fcmp_ogt  i32 %input_assign_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:25 %tmp_34 = fcmp_ogt  i32 %input_assign_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:25 %tmp_38 = fcmp_ogt  i32 %input_assign_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:25 %tmp_42 = fcmp_ogt  i32 %input_assign_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:25 %tmp_46 = fcmp_ogt  i32 %input_assign_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="374" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:27 %bitcast_ln41_2 = bitcast i32 %input_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_2"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc115:28 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="32">
<![CDATA[
for.inc115:29 %trunc_ln41_1 = trunc i32 %bitcast_ln41_2

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc115:30 %icmp_ln41_2 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc115:31 %icmp_ln41_3 = icmp_eq  i23 %trunc_ln41_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc115:32 %or_ln41_1 = or i1 %icmp_ln41_3, i1 %icmp_ln41_2

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:33 %tmp_8 = fcmp_ogt  i32 %input_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc115:34 %and_ln41_1 = and i1 %or_ln41_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:35 %xor_ln41_1 = xor i32 %bitcast_ln41_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_1"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:36 %bitcast_ln41_3 = bitcast i32 %xor_ln41_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_3"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc115:37 %delta_1 = select i1 %and_ln41_1, i32 %input_assign_1, i32 %bitcast_ln41_3

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:19 %bitcast_ln41_6 = bitcast i32 %input_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln41_6"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.exit:20 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.exit:21 %trunc_ln41_3 = trunc i32 %bitcast_ln41_6

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.exit:22 %icmp_ln41_6 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_6"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.exit:23 %icmp_ln41_7 = icmp_eq  i23 %trunc_ln41_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_7"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.exit:24 %or_ln41_3 = or i1 %icmp_ln41_7, i1 %icmp_ln41_6

]]></Node>
<StgValue><ssdm name="or_ln41_3"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:25 %tmp_20 = fcmp_ogt  i32 %input_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.exit:26 %and_ln41_3 = and i1 %or_ln41_3, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln41_3"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:27 %xor_ln41_3 = xor i32 %bitcast_ln41_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_3"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:28 %bitcast_ln41_7 = bitcast i32 %xor_ln41_3

]]></Node>
<StgValue><ssdm name="bitcast_ln41_7"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.exit:29 %delta_3 = select i1 %and_ln41_3, i32 %input_assign_3, i32 %bitcast_ln41_7

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:19 %bitcast_ln41_10 = bitcast i32 %input_assign_5

]]></Node>
<StgValue><ssdm name="bitcast_ln41_10"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.1.exit:20 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:21 %trunc_ln41_5 = trunc i32 %bitcast_ln41_10

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.1.exit:22 %icmp_ln41_10 = icmp_ne  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_10"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.1.exit:23 %icmp_ln41_11 = icmp_eq  i23 %trunc_ln41_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_11"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.1.exit:24 %or_ln41_5 = or i1 %icmp_ln41_11, i1 %icmp_ln41_10

]]></Node>
<StgValue><ssdm name="or_ln41_5"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:25 %tmp_26 = fcmp_ogt  i32 %input_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.1.exit:26 %and_ln41_5 = and i1 %or_ln41_5, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln41_5"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:27 %xor_ln41_5 = xor i32 %bitcast_ln41_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_5"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:28 %bitcast_ln41_11 = bitcast i32 %xor_ln41_5

]]></Node>
<StgValue><ssdm name="bitcast_ln41_11"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.1.exit:29 %delta_5 = select i1 %and_ln41_5, i32 %input_assign_5, i32 %bitcast_ln41_11

]]></Node>
<StgValue><ssdm name="delta_5"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:19 %bitcast_ln41_14 = bitcast i32 %input_assign_7

]]></Node>
<StgValue><ssdm name="bitcast_ln41_14"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.2.exit:20 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:21 %trunc_ln41_7 = trunc i32 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.2.exit:22 %icmp_ln41_14 = icmp_ne  i8 %tmp_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_14"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.2.exit:23 %icmp_ln41_15 = icmp_eq  i23 %trunc_ln41_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_15"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.2.exit:24 %or_ln41_7 = or i1 %icmp_ln41_15, i1 %icmp_ln41_14

]]></Node>
<StgValue><ssdm name="or_ln41_7"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:25 %tmp_30 = fcmp_ogt  i32 %input_assign_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.2.exit:26 %and_ln41_7 = and i1 %or_ln41_7, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln41_7"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:27 %xor_ln41_7 = xor i32 %bitcast_ln41_14, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_7"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:28 %bitcast_ln41_15 = bitcast i32 %xor_ln41_7

]]></Node>
<StgValue><ssdm name="bitcast_ln41_15"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.2.exit:29 %delta_7 = select i1 %and_ln41_7, i32 %input_assign_7, i32 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="delta_7"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:19 %bitcast_ln41_18 = bitcast i32 %input_assign_9

]]></Node>
<StgValue><ssdm name="bitcast_ln41_18"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.3.exit:20 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:21 %trunc_ln41_9 = trunc i32 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.3.exit:22 %icmp_ln41_18 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_18"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.3.exit:23 %icmp_ln41_19 = icmp_eq  i23 %trunc_ln41_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_19"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.3.exit:24 %or_ln41_9 = or i1 %icmp_ln41_19, i1 %icmp_ln41_18

]]></Node>
<StgValue><ssdm name="or_ln41_9"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:25 %tmp_34 = fcmp_ogt  i32 %input_assign_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.3.exit:26 %and_ln41_9 = and i1 %or_ln41_9, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln41_9"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:27 %xor_ln41_9 = xor i32 %bitcast_ln41_18, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_9"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:28 %bitcast_ln41_19 = bitcast i32 %xor_ln41_9

]]></Node>
<StgValue><ssdm name="bitcast_ln41_19"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.3.exit:29 %delta_9 = select i1 %and_ln41_9, i32 %input_assign_9, i32 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="delta_9"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:19 %bitcast_ln41_22 = bitcast i32 %input_assign_10

]]></Node>
<StgValue><ssdm name="bitcast_ln41_22"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.4.exit:20 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:21 %trunc_ln41_11 = trunc i32 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.4.exit:22 %icmp_ln41_22 = icmp_ne  i8 %tmp_37, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_22"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.4.exit:23 %icmp_ln41_23 = icmp_eq  i23 %trunc_ln41_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_23"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.4.exit:24 %or_ln41_11 = or i1 %icmp_ln41_23, i1 %icmp_ln41_22

]]></Node>
<StgValue><ssdm name="or_ln41_11"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:25 %tmp_38 = fcmp_ogt  i32 %input_assign_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.4.exit:26 %and_ln41_11 = and i1 %or_ln41_11, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln41_11"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:27 %xor_ln41_11 = xor i32 %bitcast_ln41_22, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_11"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:28 %bitcast_ln41_23 = bitcast i32 %xor_ln41_11

]]></Node>
<StgValue><ssdm name="bitcast_ln41_23"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.4.exit:29 %delta_11 = select i1 %and_ln41_11, i32 %input_assign_10, i32 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="delta_11"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:19 %bitcast_ln41_26 = bitcast i32 %input_assign_12

]]></Node>
<StgValue><ssdm name="bitcast_ln41_26"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.5.exit:20 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:21 %trunc_ln41_13 = trunc i32 %bitcast_ln41_26

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.5.exit:22 %icmp_ln41_26 = icmp_ne  i8 %tmp_41, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_26"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.5.exit:23 %icmp_ln41_27 = icmp_eq  i23 %trunc_ln41_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_27"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.5.exit:24 %or_ln41_13 = or i1 %icmp_ln41_27, i1 %icmp_ln41_26

]]></Node>
<StgValue><ssdm name="or_ln41_13"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:25 %tmp_42 = fcmp_ogt  i32 %input_assign_12, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.5.exit:26 %and_ln41_13 = and i1 %or_ln41_13, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln41_13"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:27 %xor_ln41_13 = xor i32 %bitcast_ln41_26, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_13"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:28 %bitcast_ln41_27 = bitcast i32 %xor_ln41_13

]]></Node>
<StgValue><ssdm name="bitcast_ln41_27"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.5.exit:29 %delta_13 = select i1 %and_ln41_13, i32 %input_assign_12, i32 %bitcast_ln41_27

]]></Node>
<StgValue><ssdm name="delta_13"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:19 %bitcast_ln41_30 = bitcast i32 %input_assign_14

]]></Node>
<StgValue><ssdm name="bitcast_ln41_30"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i107.6.exit:20 %tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41_30, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:21 %trunc_ln41_15 = trunc i32 %bitcast_ln41_30

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V.i.i107.6.exit:22 %icmp_ln41_30 = icmp_ne  i8 %tmp_45, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41_30"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
V.i.i107.6.exit:23 %icmp_ln41_31 = icmp_eq  i23 %trunc_ln41_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_31"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.6.exit:24 %or_ln41_15 = or i1 %icmp_ln41_31, i1 %icmp_ln41_30

]]></Node>
<StgValue><ssdm name="or_ln41_15"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:25 %tmp_46 = fcmp_ogt  i32 %input_assign_14, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i107.6.exit:26 %and_ln41_15 = and i1 %or_ln41_15, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln41_15"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:27 %xor_ln41_15 = xor i32 %bitcast_ln41_30, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln41_15"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:28 %bitcast_ln41_31 = bitcast i32 %xor_ln41_15

]]></Node>
<StgValue><ssdm name="bitcast_ln41_31"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i107.6.exit:29 %delta_15 = select i1 %and_ln41_15, i32 %input_assign_14, i32 %bitcast_ln41_31

]]></Node>
<StgValue><ssdm name="delta_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="470" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:38 %mul97_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul97_s"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:30 %mul97_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul97_1_1"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:30 %mul97_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul97_2_1"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:30 %mul97_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul97_3_1"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:30 %mul97_4_1 = fmul i32 %delta_9, i32 %delta_9

]]></Node>
<StgValue><ssdm name="mul97_4_1"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:30 %mul97_5_1 = fmul i32 %delta_11, i32 %delta_11

]]></Node>
<StgValue><ssdm name="mul97_5_1"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:30 %mul97_6_1 = fmul i32 %delta_13, i32 %delta_13

]]></Node>
<StgValue><ssdm name="mul97_6_1"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:30 %mul97_7_1 = fmul i32 %delta_15, i32 %delta_15

]]></Node>
<StgValue><ssdm name="mul97_7_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="486" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:38 %mul97_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul97_s"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:30 %mul97_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul97_1_1"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:30 %mul97_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul97_2_1"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:30 %mul97_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul97_3_1"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:30 %mul97_4_1 = fmul i32 %delta_9, i32 %delta_9

]]></Node>
<StgValue><ssdm name="mul97_4_1"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:30 %mul97_5_1 = fmul i32 %delta_11, i32 %delta_11

]]></Node>
<StgValue><ssdm name="mul97_5_1"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:30 %mul97_6_1 = fmul i32 %delta_13, i32 %delta_13

]]></Node>
<StgValue><ssdm name="mul97_6_1"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:30 %mul97_7_1 = fmul i32 %delta_15, i32 %delta_15

]]></Node>
<StgValue><ssdm name="mul97_7_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="502" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:38 %mul97_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul97_s"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:30 %mul97_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul97_1_1"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:30 %mul97_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul97_2_1"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:30 %mul97_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul97_3_1"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:30 %mul97_4_1 = fmul i32 %delta_9, i32 %delta_9

]]></Node>
<StgValue><ssdm name="mul97_4_1"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:30 %mul97_5_1 = fmul i32 %delta_11, i32 %delta_11

]]></Node>
<StgValue><ssdm name="mul97_5_1"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:30 %mul97_6_1 = fmul i32 %delta_13, i32 %delta_13

]]></Node>
<StgValue><ssdm name="mul97_6_1"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:30 %mul97_7_1 = fmul i32 %delta_15, i32 %delta_15

]]></Node>
<StgValue><ssdm name="mul97_7_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="518" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:23 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:38 %mul97_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul97_s"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:15 %delta_squared_sum_2 = fadd i32 %mul97_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:30 %mul97_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul97_1_1"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:15 %delta_squared_sum_4 = fadd i32 %mul97_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:30 %mul97_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul97_2_1"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:15 %delta_squared_sum_6 = fadd i32 %mul97_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:30 %mul97_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul97_3_1"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:15 %delta_squared_sum_8 = fadd i32 %mul97_4, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_8"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:30 %mul97_4_1 = fmul i32 %delta_9, i32 %delta_9

]]></Node>
<StgValue><ssdm name="mul97_4_1"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:15 %delta_squared_sum_10 = fadd i32 %mul97_5, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_10"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:30 %mul97_5_1 = fmul i32 %delta_11, i32 %delta_11

]]></Node>
<StgValue><ssdm name="mul97_5_1"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:15 %delta_squared_sum_12 = fadd i32 %mul97_6, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_12"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:30 %mul97_6_1 = fmul i32 %delta_13, i32 %delta_13

]]></Node>
<StgValue><ssdm name="mul97_6_1"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:15 %delta_squared_sum_14 = fadd i32 %mul97_7, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_14"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:30 %mul97_7_1 = fmul i32 %delta_15, i32 %delta_15

]]></Node>
<StgValue><ssdm name="mul97_7_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="534" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="542" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="550" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="558" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="566" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="574" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="582" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc115:39 %delta_squared_sum_23 = fadd i32 %delta_squared_sum, i32 %mul97_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_23"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.exit:31 %delta_squared_sum_22 = fadd i32 %delta_squared_sum_2, i32 %mul97_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_22"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.1.exit:31 %delta_squared_sum_21 = fadd i32 %delta_squared_sum_4, i32 %mul97_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_21"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.2.exit:31 %delta_squared_sum_20 = fadd i32 %delta_squared_sum_6, i32 %mul97_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_20"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.3.exit:31 %delta_squared_sum_19 = fadd i32 %delta_squared_sum_8, i32 %mul97_4_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_19"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.4.exit:31 %delta_squared_sum_18 = fadd i32 %delta_squared_sum_10, i32 %mul97_5_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_18"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.5.exit:31 %delta_squared_sum_17 = fadd i32 %delta_squared_sum_12, i32 %mul97_6_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_17"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i107.6.exit:31 %delta_squared_sum_16 = fadd i32 %delta_squared_sum_14, i32 %mul97_7_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_16"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0">
<![CDATA[
for.end117.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc115:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @COMPUTE_DATA_VITIS_LOOP_142_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc115:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 34960, i64 34960, i64 34960

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc115:5 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc115:6 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.inc115:41 %bitcast_ln151 = bitcast i32 %delta_squared_sum_23

]]></Node>
<StgValue><ssdm name="bitcast_ln151"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
for.inc115:42 %p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.case.0:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_0, i33 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.case.0:1 %br_ln151 = br void %V.i.i107.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.case.8:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_8, i33 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.case.8:1 %br_ln151 = br void %V.i.i107.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.exit:32 %bitcast_ln151_1 = bitcast i32 %delta_squared_sum_22

]]></Node>
<StgValue><ssdm name="bitcast_ln151_1"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.exit:33 %p_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.1.case.1:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_1, i33 %p_1

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.1.case.1:1 %br_ln151 = br void %V.i.i107.1.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.1.case.9:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_9, i33 %p_1

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.1.case.9:1 %br_ln151 = br void %V.i.i107.1.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.1.exit:32 %bitcast_ln151_2 = bitcast i32 %delta_squared_sum_21

]]></Node>
<StgValue><ssdm name="bitcast_ln151_2"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.1.exit:33 %p_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.2.case.2:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_2, i33 %p_2

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.2.case.2:1 %br_ln151 = br void %V.i.i107.2.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.2.case.10:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_10, i33 %p_2

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.2.case.10:1 %br_ln151 = br void %V.i.i107.2.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.2.exit:32 %bitcast_ln151_3 = bitcast i32 %delta_squared_sum_20

]]></Node>
<StgValue><ssdm name="bitcast_ln151_3"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.2.exit:33 %p_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.3.case.3:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_3, i33 %p_3

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.3.case.3:1 %br_ln151 = br void %V.i.i107.3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.3.case.11:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_11, i33 %p_3

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.3.case.11:1 %br_ln151 = br void %V.i.i107.3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.3.exit:32 %bitcast_ln151_4 = bitcast i32 %delta_squared_sum_19

]]></Node>
<StgValue><ssdm name="bitcast_ln151_4"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.3.exit:33 %p_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.4.case.4:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_4, i33 %p_4

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.4.case.4:1 %br_ln151 = br void %V.i.i107.4.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.4.case.12:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_12, i33 %p_4

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.4.case.12:1 %br_ln151 = br void %V.i.i107.4.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.4.exit:32 %bitcast_ln151_5 = bitcast i32 %delta_squared_sum_18

]]></Node>
<StgValue><ssdm name="bitcast_ln151_5"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.4.exit:33 %p_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_5

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.5.case.5:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_5, i33 %p_5

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="627" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.5.case.5:1 %br_ln151 = br void %V.i.i107.5.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="628" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.5.case.13:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_13, i33 %p_5

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="629" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.5.case.13:1 %br_ln151 = br void %V.i.i107.5.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="630" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.5.exit:32 %bitcast_ln151_6 = bitcast i32 %delta_squared_sum_17

]]></Node>
<StgValue><ssdm name="bitcast_ln151_6"/></StgValue>
</operation>

<operation id="631" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.5.exit:33 %p_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_6

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="632" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.6.case.6:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_6, i33 %p_6

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="633" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.6.case.6:1 %br_ln151 = br void %V.i.i107.6.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="634" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.6.case.14:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_14, i33 %p_6

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="635" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.6.case.14:1 %br_ln151 = br void %V.i.i107.6.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="636" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
V.i.i107.6.exit:32 %bitcast_ln151_7 = bitcast i32 %delta_squared_sum_16

]]></Node>
<StgValue><ssdm name="bitcast_ln151_7"/></StgValue>
</operation>

<operation id="637" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
V.i.i107.6.exit:33 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln151_7

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="638" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.7.case.7:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_7, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="639" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.7.case.7:1 %br_ln151 = br void %V.i.i107.7.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
V.i.i107.7.case.15:0 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %compute_to_sort_stream_15, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
V.i.i107.7.case.15:1 %br_ln151 = br void %V.i.i107.7.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
