// Seed: 21202905
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  output id_15;
  output id_14;
  input id_13;
  output id_12;
  input id_11;
  output id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_19;
  type_23(
      1'h0, 1 == 1, 1'b0
  ); defparam id_20.id_21 = 1;
  assign id_18 = id_4;
  assign id_8  = id_21;
  assign id_14 = (id_11) - id_6;
endmodule
