<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.gic.Hwi</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015-2017, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Hwi.xdc ========
</span>    34    <span class="comment"> */</span>
    35    <span class=key>package</span> ti.sysbios.family.arm.gic;
    36    
    37    import xdc.rov.ViewInfo;
    38    
    39    import xdc.runtime.Diags;
    40    import xdc.runtime.Log;
    41    import xdc.runtime.Error;
    42    
    43    import ti.sysbios.BIOS;
    44    import ti.sysbios.interfaces.IHwi;
    45    
    46    <span class="xdoc">/*!
</span>    47    <span class="xdoc"> *  ======== Hwi ========
</span>    48    <span class="xdoc"> *  Hardware Interrupt Support Module.
</span>    49    <span class="xdoc"> *
</span>    50    <span class="xdoc"> *  This Hwi module provides ARM cortex-A Generic Interrupt Controller(GIC) v2.0
</span>    51    <span class="xdoc"> *  specific implementations and extensions of the APIs defined in
</span>    52    <span class="xdoc"> *  {<b>@link</b> ti.sysbios.interfaces.IHwi IHwi}.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  The GIC is logically partitioned into 2 blocks, the Distributor block
</span>    55    <span class="xdoc"> *  and CPU interface block. The Distributor block interfaces with the interrupt
</span>    56    <span class="xdoc"> *  sources, prioritizes interrupts and distributes them to the CPU interface
</span>    57    <span class="xdoc"> *  block. The CPU interface block connects to the processors in the system
</span>    58    <span class="xdoc"> *  and is responsible for priority masking and preemption handling for
</span>    59    <span class="xdoc"> *  the processor it is connected to.
</span>    60    <span class="xdoc"> *
</span>    61    <span class="xdoc"> *  The GIC can implement up to 8 CPU interfaces with each CPU interface
</span>    62    <span class="xdoc"> *  being able to see up to 1020 interrupts. The GIC assigns interrupt ID
</span>    63    <span class="xdoc"> *  numbers 0-1019 as follows:
</span>    64    <span class="xdoc"> *   - Interrupt numbers 0-31 are used for interrupts private to a
</span>    65    <span class="xdoc"> *     CPU interface. These private interrupts are banked in the Distributor.
</span>    66    <span class="xdoc"> *   - Banked interrupt number 0-15 are used for Software Generated Interrupts
</span>    67    <span class="xdoc"> *     or SGIs.
</span>    68    <span class="xdoc"> *   - Banked interrupt number 16-31 are used for Private Peripheral Interrupts
</span>    69    <span class="xdoc"> *     or PPIs.
</span>    70    <span class="xdoc"> *   - Interrupt numbers 32-1019 are used for Shared Peripheral Interrupts
</span>    71    <span class="xdoc"> *     or SPIs.
</span>    72    <span class="xdoc"> *   - Interrupt numbers 1020-1023 are reserved.
</span>    73    <span class="xdoc"> *
</span>    74    <span class="xdoc"> *  <b>@a(NOTE)</b>
</span>    75    <span class="xdoc"> *  In the SoC Technical Reference Manual, the MPU IRQs 0 to N map to
</span>    76    <span class="xdoc"> *  GIC interrupt numbers 32 to (N+32) where (N+1) is the total number of
</span>    77    <span class="xdoc"> *  Shared Peripheral Interrupts implemented.
</span>    78    <span class="xdoc"> *  For instance on OMAP5430, MPU IRQ 0 to 159 maps to GIC interrupt number
</span>    79    <span class="xdoc"> *  32 to 191.
</span>    80    <span class="xdoc"> *
</span>    81    <span class="xdoc"> *  <b>@a(INTERRUPT GROUPING)</b>
</span>    82    <span class="xdoc"> *  GIC allows configuring an interrupt as a Group 0 or a Group 1 interrupt.
</span>    83    <span class="xdoc"> *  Group 0 interrupts are Secure interrupts and Group 1 interrupts are
</span>    84    <span class="xdoc"> *  Non-secure interrupts.
</span>    85    <span class="xdoc"> *
</span>    86    <span class="xdoc"> *  If {<b>@link</b> #enableSecureMode} is set to true, this module supports both
</span>    87    <span class="xdoc"> *  Group0 and Group 1 interrupts. Group 0 interrupts are delivered to the CPU
</span>    88    <span class="xdoc"> *  using FIQ signal whereas Group 1 interrupts are delivered using IRQ signal.
</span>    89    <span class="xdoc"> *
</span>    90    <span class="xdoc"> *  If {<b>@link</b> #enableSecureMode} is set to false, this module only supports
</span>    91    <span class="xdoc"> *  Group 1 interrupts which are delivered to the target CPU using IRQ signal.
</span>    92    <span class="xdoc"> *
</span>    93    <span class="xdoc"> *  <b>@a(INTERRUPT PRIORITIES)</b>
</span>    94    <span class="xdoc"> *  In general GIC supports priority values 0 thru 255.
</span>    95    <span class="xdoc"> *
</span>    96    <span class="xdoc"> *  In practice valid priority values depend on the particular device used,
</span>    97    <span class="xdoc"> *  security mode and the Binary Point Register (see {<b>@link</b> #BPR} and
</span>    98    <span class="xdoc"> *  {<b>@link</b> #ABPR}) value.
</span>    99    <span class="xdoc"> *
</span>   100    <span class="xdoc"> *  The device implementation and security mode decide the number of priority
</span>   101    <span class="xdoc"> *  bits that are implemented (see {<b>@link</b> #NUM_PRIORITY_BITS}). Group 0
</span>   102    <span class="xdoc"> *  interrupts always implement one more priority bit than Group 1 interrupts.
</span>   103    <span class="xdoc"> *
</span>   104    <span class="xdoc"> *  In GIC, interrupts with lower priority numbers have higher priority.
</span>   105    <span class="xdoc"> *
</span>   106    <span class="xdoc"> *  <b>@a(NOTE)</b>
</span>   107    <span class="xdoc"> *  In this Hwi module implementation, the instance config parameter value
</span>   108    <span class="xdoc"> *  {<b>@link</b> #MaskingOption_LOWER} is equivalent to {<b>@link</b> #MaskingOption_SELF}.
</span>   109    <span class="xdoc"> *  Statically configuring a Hwi object's {<b>@link</b> #Params.maskSetting} to
</span>   110    <span class="xdoc"> *  {<b>@link</b> #MaskingOption_LOWER} will result in the generation of a benign
</span>   111    <span class="xdoc"> *  build warning. Dynamic usages of {<b>@link</b> #MaskingOption_LOWER} will be
</span>   112    <span class="xdoc"> *  silently converted to {<b>@link</b> #MaskingOption_SELF}.
</span>   113    <span class="xdoc"> *
</span>   114    <span class="xdoc"> *  <b>@a(ZERO LATENCY INTERRUPTS)</b>
</span>   115    <span class="xdoc"> *  On Keystone2 devices, this module supports zero-latency interrupts. A
</span>   116    <span class="xdoc"> *  zero-latency interrupt does not go through the SYS/BIOS dispatcher and
</span>   117    <span class="xdoc"> *  thus has a faster response time. Since zero-latency interrupts bypass the
</span>   118    <span class="xdoc"> *  dispatcher, their handler function cannot call any SYS/BIOS APIs.
</span>   119    <span class="xdoc"> *
</span>   120    <span class="xdoc"> *  This module implements zero-latency interrupts by forwarding the interrupt
</span>   121    <span class="xdoc"> *  to the target CPU using FIQ signal. Therefore, in order to configure an
</span>   122    <span class="xdoc"> *  interrupt as a zero-latency interrupt, the Hwi type needs to be changed
</span>   123    <span class="xdoc"> *  to FIQ when creating or constructing a Hwi.
</span>   124    <span class="xdoc"> *
</span>   125    <span class="xdoc"> *  Example showing how to create a zero-latency Hwi:
</span>   126    <span class="xdoc"> *  <b>@p(code)</b>
</span>   127    <span class="xdoc"> *  Void main(Void)
</span>   128    <span class="xdoc"> *  {
</span>   129    <span class="xdoc"> *      Hwi_Params hwiParams;
</span>   130    <span class="xdoc"> *      Hwi_Params_init(&amp;hwiParams);
</span>   131    <span class="xdoc"> *      // Default Hwi type is IRQ
</span>   132    <span class="xdoc"> *      hwiParams.type = Hwi_Type_FIQ;
</span>   133    <span class="xdoc"> *      Hwi_create(INT_NUM_FIQ, myIsrFIQ, &amp;hwiParams, NULL);
</span>   134    <span class="xdoc"> *      ...
</span>   135    <span class="xdoc"> *  }
</span>   136    <span class="xdoc"> *  <b>@p</b>
</span>   137    <span class="xdoc"> *
</span>   138    <span class="xdoc"> *  FIQs run on their own stack. See {<b>@link</b> #fiqStack} and {<b>@link</b> #fiqStackSize}
</span>   139    <span class="xdoc"> *  for more info on how to control the FIQ stack.
</span>   140    <span class="xdoc"> *
</span>   141    <span class="xdoc"> *  <b>@a(NOTE)</b>
</span>   142    <span class="xdoc"> *  This module is written for GIC v2.0, however it is backwards compatible
</span>   143    <span class="xdoc"> *  with GIC v1.0
</span>   144    <span class="xdoc"> */</span>
   145    
   146    @Template(<span class="string">"./Hwi.xdt"</span>)  <span class="comment">/* generates the vector table and the dispatcher */</span>
   147    @ModuleStartup          <span class="comment">/* generates call to Hwi_Module_startup at startup */</span>
   148    @InstanceInitStatic     <span class="comment">/* allow constructs in static only systems */</span>
   149    @CustomHeader
   150    
   151    <span class=key>module</span> Hwi <span class=key>inherits</span> ti.sysbios.interfaces.IHwi
   152    {
   153        <span class=comment>// -------- Module Constants --------</span>
   154    
   155        <span class="xdoc">/*!
</span>   156    <span class="xdoc">     *  ======== enableSecureMode ========
</span>   157    <span class="xdoc">     *  Security Mode
</span>   158    <span class="xdoc">     *
</span>   159    <span class="xdoc">     *  This field specifies the MPU's security mode. The MPU's security mode
</span>   160    <span class="xdoc">     *  determines the type of accesses to the GIC i.e. if the MPU is in secure
</span>   161    <span class="xdoc">     *  mode, all accesses to the GIC are secure and if the MPU is in non-secure
</span>   162    <span class="xdoc">     *  mode, all accesses to the GIC are non-secure.
</span>   163    <span class="xdoc">     *
</span>   164    <span class="xdoc">     *  An exception to the above rule can be seen on certain devices like
</span>   165    <span class="xdoc">     *  Keystone 2, where all GIC acceses are secure irrespective of the MPU's
</span>   166    <span class="xdoc">     *  security state. {<b>@link</b> #enableSecureMode} should be set to true for such
</span>   167    <span class="xdoc">     *  devices.
</span>   168    <span class="xdoc">     */</span>
   169        <span class=key>config</span> Bool enableSecureMode = <span class=key>false</span>;
   170    
   171        <span class="xdoc">/*!
</span>   172    <span class="xdoc">     *  Number of interrupts implemented in GIC
</span>   173    <span class="xdoc">     *
</span>   174    <span class="xdoc">     *  On OMAP543x GIC implements 192 interrupts.
</span>   175    <span class="xdoc">     *
</span>   176    <span class="xdoc">     *  See the OMAP543x_ES1 Technical Reference Manual pg 5280 for more
</span>   177    <span class="xdoc">     *  details.
</span>   178    <span class="xdoc">     */</span>
   179        <span class=key>config</span> UInt NUM_INTERRUPTS;
   180    
   181        <span class="xdoc">/*!
</span>   182    <span class="xdoc">     *  Number of Priority bits implemented.
</span>   183    <span class="xdoc">     *
</span>   184    <span class="xdoc">     *  On OMAP543x running in non-secure mode, only most significant 4
</span>   185    <span class="xdoc">     *  priority bits are available for use. The least significant 4 bits
</span>   186    <span class="xdoc">     *  are always 0.
</span>   187    <span class="xdoc">     */</span>
   188        <span class=key>config</span> UInt NUM_PRIORITY_BITS;
   189    
   190        <span class="xdoc">/*!
</span>   191    <span class="xdoc">     *  Minimum Interrupt Priority.
</span>   192    <span class="xdoc">     */</span>
   193        <span class=key>config</span> UInt MIN_INT_PRIORITY;
   194    
   195        <span class="xdoc">/*!
</span>   196    <span class="xdoc">     *  Default Interrupt Priority.
</span>   197    <span class="xdoc">     *
</span>   198    <span class="xdoc">     *  Set to one level higher than minimum supported priority.
</span>   199    <span class="xdoc">     */</span>
   200        <span class=key>config</span> UInt DEFAULT_INT_PRIORITY;
   201    
   202        <span class="xdoc">/*!
</span>   203    <span class="xdoc">     *  ======== BPR ========
</span>   204    <span class="xdoc">     *  GIC Binary Point Register value
</span>   205    <span class="xdoc">     *
</span>   206    <span class="xdoc">     *  Defines the point at which the priority value fields split into
</span>   207    <span class="xdoc">     *  two parts, the group priority field and the sub-priority field.
</span>   208    <span class="xdoc">     *  When running in SECURE mode, BPR applies to Group 0 interrupts
</span>   209    <span class="xdoc">     *  and when running in NON-SECURE mode, BPR applies to Group 1
</span>   210    <span class="xdoc">     *  interrupts.
</span>   211    <span class="xdoc">     *
</span>   212    <span class="xdoc">     *  The group priority field determines interrupt preemption in case
</span>   213    <span class="xdoc">     *  of nested interrupts whereas sub-priority field is used to determine
</span>   214    <span class="xdoc">     *  priority within a group when multiple interrrupts belonging to the
</span>   215    <span class="xdoc">     *  same group are pending.
</span>   216    <span class="xdoc">     *
</span>   217    <span class="xdoc">     *  Valid BPR values are from 0-7 with the minimum value supported being
</span>   218    <span class="xdoc">     *  implementation defined and in the range 0-3.
</span>   219    <span class="xdoc">     *
</span>   220    <span class="xdoc">     *  <b>@p(code)</b>
</span>   221    <span class="xdoc">     *   -------------------------------------------------------
</span>   222    <span class="xdoc">     *  | BPR value | Group priority field | Sub-priority field |
</span>   223    <span class="xdoc">     *   -------------------------------------------------------
</span>   224    <span class="xdoc">     *  |     0     |         [7:1]        |         [0]        |
</span>   225    <span class="xdoc">     *  |     1     |         [7:2]        |        [1:0]       |
</span>   226    <span class="xdoc">     *  |     2     |         [7:3]        |        [2:0]       |
</span>   227    <span class="xdoc">     *  |     3     |         [7:4]        |        [3:0]       |
</span>   228    <span class="xdoc">     *  |     4     |         [7:5]        |        [4:0]       |
</span>   229    <span class="xdoc">     *  |     5     |         [7:6]        |        [5:0]       |
</span>   230    <span class="xdoc">     *  |     6     |          [7]         |        [6:0]       |
</span>   231    <span class="xdoc">     *  |     7     |     No preemption    |        [7:0]       |
</span>   232    <span class="xdoc">     *   -------------------------------------------------------
</span>   233    <span class="xdoc">     *  <b>@p</b>
</span>   234    <span class="xdoc">     *
</span>   235    <span class="xdoc">     */</span>
   236        <span class=key>config</span> UInt BPR;
   237    
   238        <span class="xdoc">/*!
</span>   239    <span class="xdoc">     *  ======== ABPR ========
</span>   240    <span class="xdoc">     *  GIC Aliased Binary Point Register value for Grourp 1 interrupts
</span>   241    <span class="xdoc">     *
</span>   242    <span class="xdoc">     *  Defines the point at which the priority value fields split into
</span>   243    <span class="xdoc">     *  two parts, the group priority field and the sub-priority field.
</span>   244    <span class="xdoc">     *  ABPR is used only when {<b>@link</b> #enableSecureMode} set to true and
</span>   245    <span class="xdoc">     *  is ignored when security mode is set to false. ABPR applies to
</span>   246    <span class="xdoc">     *  Group 1 interrupts.
</span>   247    <span class="xdoc">     *
</span>   248    <span class="xdoc">     *  The group priority field determines interrupt preemption in case
</span>   249    <span class="xdoc">     *  of nested interrupts whereas sub-priority field is used to determine
</span>   250    <span class="xdoc">     *  priority within a group when multiple interrrupts belonging to the
</span>   251    <span class="xdoc">     *  same group are pending.
</span>   252    <span class="xdoc">     *
</span>   253    <span class="xdoc">     *  Valid ABPR values are from 1-7 with the minimum value supported being
</span>   254    <span class="xdoc">     *  implementation defined and in the range 1-4. Minimum ABPR value is
</span>   255    <span class="xdoc">     *  1 more than the minimum BPR value.
</span>   256    <span class="xdoc">     *
</span>   257    <span class="xdoc">     *  <b>@p(code)</b>
</span>   258    <span class="xdoc">     *   --------------------------------------------------------
</span>   259    <span class="xdoc">     *  | ABPR value | Group priority field | Sub-priority field |
</span>   260    <span class="xdoc">     *   --------------------------------------------------------
</span>   261    <span class="xdoc">     *  |     0      |          --          |         --         |
</span>   262    <span class="xdoc">     *  |     1      |         [7:1]        |         [0]        |
</span>   263    <span class="xdoc">     *  |     2      |         [7:2]        |        [1:0]       |
</span>   264    <span class="xdoc">     *  |     3      |         [7:3]        |        [2:0]       |
</span>   265    <span class="xdoc">     *  |     4      |         [7:4]        |        [3:0]       |
</span>   266    <span class="xdoc">     *  |     5      |         [7:5]        |        [4:0]       |
</span>   267    <span class="xdoc">     *  |     6      |         [7:6]        |        [5:0]       |
</span>   268    <span class="xdoc">     *  |     7      |          [7]         |        [6:0]       |
</span>   269    <span class="xdoc">     *   --------------------------------------------------------
</span>   270    <span class="xdoc">     *  <b>@p</b>
</span>   271    <span class="xdoc">     *
</span>   272    <span class="xdoc">     */</span>
   273        <span class=key>config</span> UInt ABPR;
   274    
   275        <span class="xdoc">/*!
</span>   276    <span class="xdoc">     *  ======== Type ========
</span>   277    <span class="xdoc">     *  Interrupt type. IRQ or FIQ
</span>   278    <span class="xdoc">     */</span>
   279        <span class=key>enum</span> Type {
   280            Type_IRQ,               <span class="xdoc">/*! IRQ interrupt. */</span>
   281            Type_FIQ                <span class="xdoc">/*! FIQ interrupt. */</span>
   282        };
   283    
   284        <span class=comment>// -------- Module Types --------</span>
   285    
   286        <span class="xdoc">/*! Hwi vector function type definition. */</span>
   287        <span class=key>typedef</span> Void (*VectorFuncPtr)(<span class=key>void</span>);
   288    
   289        <span class="xdoc">/*!
</span>   290    <span class="xdoc">     *  ======== BasicView ========
</span>   291    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   292    <span class="xdoc">     */</span>
   293        <span class=key>metaonly</span> <span class=key>struct</span> BasicView {
   294            Ptr         halHwiHandle;
   295            String      label;
   296            Int         intNum;
   297            String      absolutePriority;
   298            UInt        relativeGrpPriority;
   299            UInt        relativeSubPriority;
   300            String      fxn;
   301            UArg        arg;
   302        };
   303    
   304        <span class="xdoc">/*!
</span>   305    <span class="xdoc">     *  ======== DetailedView ========
</span>   306    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   307    <span class="xdoc">     */</span>
   308        <span class=key>metaonly</span> <span class=key>struct</span> DetailedView {
   309            Ptr         halHwiHandle;
   310            String      label;
   311            Int         intNum;
   312            String      absolutePriority;
   313            UInt        relativeGrpPriority;
   314            UInt        relativeSubPriority;
   315            String      fxn;
   316            UArg        arg;
   317            Ptr         irp;
   318            Bool        enabled;
   319            Bool        pending;
   320            String      triggerSensitivity;
   321            String      targetProcList;
   322        };
   323    
   324        <span class="xdoc">/*!
</span>   325    <span class="xdoc">     *  ======== ModuleView ========
</span>   326    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   327    <span class="xdoc">     */</span>
   328        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
   329            String      options[4];
   330            UInt        spuriousInterrupts;
   331            UInt        lastSpuriousInterrupt;
   332            String      hwiStackPeak;
   333            SizeT       hwiStackSize;
   334            Ptr         hwiStackBase;
   335        };
   336    
   337        <span class="xdoc">/*!
</span>   338    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   339    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   340    <span class="xdoc">     */</span>
   341        @Facet
   342        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   343            ViewInfo.create({
   344                viewMap: [
   345                    [
   346                        <span class="string">'Basic'</span>,
   347                        {
   348                            type: ViewInfo.INSTANCE,
   349                            viewInitFxn: <span class="string">'viewInitBasic'</span>,
   350                            structName: <span class="string">'BasicView'</span>
   351                        }
   352                    ],
   353                    [
   354                        <span class="string">'Detailed'</span>,
   355                        {
   356                            type: ViewInfo.INSTANCE,
   357                            viewInitFxn: <span class="string">'viewInitDetailed'</span>,
   358                            structName: <span class="string">'DetailedView'</span>
   359                        }
   360                    ],
   361                    [
   362                        <span class="string">'Module'</span>,
   363                        {
   364                            type: ViewInfo.MODULE,
   365                            viewInitFxn: <span class="string">'viewInitModule'</span>,
   366                            structName: <span class="string">'ModuleView'</span>
   367                        }
   368                    ]
   369                ]
   370            });
   371    
   372        <span class="xdoc">/*!
</span>   373    <span class="xdoc">     * Generic Interrupt Controller Distributor. Symbol "Hwi_gicd" is
</span>   374    <span class="xdoc">     * a physical device
</span>   375    <span class="xdoc">     */</span>
   376        <span class=key>struct</span> Gicd {
   377            UInt32 CTLR;            <span class="xdoc">/*! 0x000 Distributor Control Register */</span>
   378            UInt32 TYPER;           <span class="xdoc">/*! 0x004 Interrupt Controller Type Register */</span>
   379            UInt32 IIDR;            <span class="xdoc">/*! 0x008 Distributor Implementor Id Register */</span>
   380            UInt32 hole0[29];       <span class="xdoc">/*! 0x00C-0x07C */</span>
   381            UInt32 IGROUPR[32];     <span class="xdoc">/*! 0x080 Interrupt Group Registers */</span>
   382            UInt32 ISENABLER[32];   <span class="xdoc">/*! 0x100 Interrupt Set-Enable Registers */</span>
   383            UInt32 ICENABLER[32];   <span class="xdoc">/*! 0x180 Interrupt Clear-Enable Registers */</span>
   384            UInt32 ISPENDR[32];     <span class="xdoc">/*! 0x200 Interrupt Set-Pending Registers */</span>
   385            UInt32 ICPENDR[32];     <span class="xdoc">/*! 0x280 Interrupt Clear-Pending Registers */</span>
   386            UInt32 ISACTIVER[32];   <span class="xdoc">/*! 0x300 Interrupt Set-Active Registers */</span>
   387            UInt32 ICACTIVER[32];   <span class="xdoc">/*! 0x380 Interrupt Clear-Active Registers */</span>
   388            UInt32 IPRIORITYR[255]; <span class="xdoc">/*! 0x400 Interrupt Priority Registers */</span>
   389            UInt32 hole1[1];        <span class="xdoc">/*! 0x7FC */</span>
   390            UInt32 ITARGETSR[255];  <span class="xdoc">/*! 0x800 Interrupt Processor Targets Register */</span>
   391            UInt32 hole2[1];        <span class="xdoc">/*! 0xBFC */</span>
   392            UInt32 ICFGR[64];       <span class="xdoc">/*! 0xC00 Interrupt Configuration Registers */</span>
   393            UInt32 PPISR;           <span class="xdoc">/*! 0xD00 PPI Status Register */</span>
   394            UInt32 SPISR[7];        <span class="xdoc">/*! 0xD04 SPI Status Registers */</span>
   395            UInt32 hole3[120];      <span class="xdoc">/*! 0xD20-0xEFC */</span>
   396            UInt32 SGIR;            <span class="xdoc">/*! 0xF00 Software Generated Interrupt
</span>   397    <span class="xdoc">                                          Registers */</span>
   398            UInt32 hole4[3];        <span class="xdoc">/*! 0xF04-0xF0C */</span>
   399            UInt32 CPENDSGIR[4];    <span class="xdoc">/*! 0xF10 SGI Clear-Pending Registers */</span>
   400            UInt32 SPENDSGIR[4];    <span class="xdoc">/*! 0xF20 SGI Set-Pending Registers */</span>
   401            UInt32 hole5[40];       <span class="xdoc">/*! 0xF30-0xFCC */</span>
   402            UInt32 PIDR4;           <span class="xdoc">/*! 0xFD0 Peripheral ID4 Register */</span>
   403            UInt32 PIDR5;           <span class="xdoc">/*! 0xFD4 Peripheral ID5 Register */</span>
   404            UInt32 PIDR6;           <span class="xdoc">/*! 0xFD8 Peripheral ID6 Register */</span>
   405            UInt32 PIDR7;           <span class="xdoc">/*! 0xFDC Peripheral ID7 Register */</span>
   406            UInt32 PIDR0;           <span class="xdoc">/*! 0xFE0 Peripheral ID0 Register */</span>
   407            UInt32 PIDR1;           <span class="xdoc">/*! 0xFE4 Peripheral ID1 Register */</span>
   408            UInt32 PIDR2;           <span class="xdoc">/*! 0xFE8 Peripheral ID2 Register */</span>
   409            UInt32 PIDR3;           <span class="xdoc">/*! 0xFEC Peripheral ID3 Register */</span>
   410            UInt32 CIDR0;           <span class="xdoc">/*! 0xFF0 Component  ID0 Register */</span>
   411            UInt32 CIDR1;           <span class="xdoc">/*! 0xFF4 Component  ID1 Register */</span>
   412            UInt32 CIDR2;           <span class="xdoc">/*! 0xFF8 Component  ID2 Register */</span>
   413            UInt32 CIDR3;           <span class="xdoc">/*! 0xFFC Component  ID3 Register */</span>
   414        };
   415    
   416        <span class=key>extern</span> volatile Gicd gicd;
   417    
   418        <span class="xdoc">/*!
</span>   419    <span class="xdoc">     * Generic Interrupt Controller CPU Interface. Symbol "Hwi_gicc" is
</span>   420    <span class="xdoc">     * a physical device.
</span>   421    <span class="xdoc">     */</span>
   422        <span class=key>struct</span> Gicc {
   423            UInt32 CTLR;            <span class="xdoc">/*! 0x0000 CPU Interface Control Register */</span>
   424            UInt32 PMR;             <span class="xdoc">/*! 0x0004 Interrupt Priority Mask Register */</span>
   425            UInt32 BPR;             <span class="xdoc">/*! 0x0008 Binary Point Register */</span>
   426            UInt32 IAR;             <span class="xdoc">/*! 0x000C Interrupt Acknowledge Register */</span>
   427            UInt32 EOIR;            <span class="xdoc">/*! 0x0010 End Of Interrupt Register */</span>
   428            UInt32 RPR;             <span class="xdoc">/*! 0x0014 Running Priority Register */</span>
   429            UInt32 HPPIR;           <span class="xdoc">/*! 0x0018 Highest Priority Pending Interrupt
</span>   430    <span class="xdoc">                                    Register */</span>
   431            UInt32 ABPR;            <span class="xdoc">/*! 0x001C Aliased Binary Point Register */</span>
   432            UInt32 AIAR;            <span class="xdoc">/*! 0x0020 Aliased IAR Register */</span>
   433            UInt32 AEOIR;           <span class="xdoc">/*! 0x0024 Aliased EOI Register */</span>
   434            UInt32 AHPPIR;          <span class="xdoc">/*! 0x0028 Aliased HPPI Register */</span>
   435            UInt32 hole0[41];       <span class="xdoc">/*! 0x002C-0x00CC */</span>
   436            UInt32 APR0;            <span class="xdoc">/*! 0x00D0 Active Priority Register */</span>
   437            UInt32 hole1[3];        <span class="xdoc">/*! 0x00D4-0x00DC */</span>
   438            UInt32 NSAPR0;          <span class="xdoc">/*! 0x00E0 Non-secure Active Priority Register */</span>
   439            UInt32 hole2[6];        <span class="xdoc">/*! 0x00E4-0x00F8 */</span>
   440            UInt32 IIDR;            <span class="xdoc">/*! 0x00FC CPU Interface Id Register */</span>
   441            UInt32 hole3[960];      <span class="xdoc">/*! 0x0100-0x0FFC */</span>
   442            UInt32 DIR;             <span class="xdoc">/*! 0x1000 Deactivate Interrupt Register */</span>
   443        };
   444    
   445        <span class=key>extern</span> volatile Gicc gicc;
   446    
   447        <span class=comment>// -------- Module Parameters --------</span>
   448    
   449        <span class="xdoc">/*! Reset Handler. Default is _c_int00 */</span>
   450        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr resetFunc;
   451    
   452        <span class="xdoc">/*!
</span>   453    <span class="xdoc">     * Undefined instruction exception handler.
</span>   454    <span class="xdoc">     * Default is an internal exception handler.
</span>   455    <span class="xdoc">     */</span>
   456        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr undefinedInstFunc;
   457    
   458        <span class="xdoc">/*!
</span>   459    <span class="xdoc">     * SVC Handler. Supervisor Call exception handler.
</span>   460    <span class="xdoc">     * (previously called Software Interrupt or SWI)
</span>   461    <span class="xdoc">     * Default is an internal exception handler.
</span>   462    <span class="xdoc">     */</span>
   463        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr svcFunc;
   464    
   465        <span class="xdoc">/*!
</span>   466    <span class="xdoc">     * Prefetch abort exception handler.
</span>   467    <span class="xdoc">     * Default is an internal exception handler.
</span>   468    <span class="xdoc">     */</span>
   469        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr prefetchAbortFunc;
   470    
   471        <span class="xdoc">/*!
</span>   472    <span class="xdoc">     * Data abort exception handler.
</span>   473    <span class="xdoc">     * Default is an internal exception handler.
</span>   474    <span class="xdoc">     */</span>
   475        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr dataAbortFunc;
   476    
   477        <span class="xdoc">/*!
</span>   478    <span class="xdoc">     * Reserved exception handler.
</span>   479    <span class="xdoc">     * Default is an internal exception handler.
</span>   480    <span class="xdoc">     */</span>
   481        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr reservedFunc;
   482    
   483        <span class="xdoc">/*! IRQ interrupt handler.
</span>   484    <span class="xdoc">     *  Default is internal IRQ dispatcher
</span>   485    <span class="xdoc">     */</span>
   486        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr irqFunc;
   487    
   488        <span class="xdoc">/*! FIQ interrupt handler.
</span>   489    <span class="xdoc">     *  Default is internal exception handler.
</span>   490    <span class="xdoc">     */</span>
   491        <span class=key>metaonly</span> <span class=key>config</span> VectorFuncPtr fiqFunc;
   492    
   493        <span class="xdoc">/*!
</span>   494    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   495    <span class="xdoc">     *  ======== enableAsidTagging ========
</span>   496    <span class="xdoc">     *  Flag to enable/disable ASID tagging
</span>   497    <span class="xdoc">     *
</span>   498    <span class="xdoc">     *  If ASID tagging is enabled, the Hwi dispatcher will switch
</span>   499    <span class="xdoc">     *  to ASID 0 (and change the MMU table base address to match
</span>   500    <span class="xdoc">     *  kernel MMU table address) in the Hwi dispatcher prolog
</span>   501    <span class="xdoc">     *  and restore the ASID (and MMU table base address) in the
</span>   502    <span class="xdoc">     *  Hwi dispatcher epilog.
</span>   503    <span class="xdoc">     */</span>
   504        <span class=key>config</span> Bool enableAsidTagging = <span class=key>false</span>;
   505    
   506        <span class="xdoc">/*!
</span>   507    <span class="xdoc">     *  ======== initGicd ========
</span>   508    <span class="xdoc">     *  Initialize all GIC Distributor registers. True by default.
</span>   509    <span class="xdoc">     *
</span>   510    <span class="xdoc">     *  Flag determines whether to initialize certain global GIC distributor
</span>   511    <span class="xdoc">     *  registers. It is set to false when running under a hypervisor and
</span>   512    <span class="xdoc">     *  should be true if not running under a hypervisor.
</span>   513    <span class="xdoc">     */</span>
   514        <span class=key>config</span> Bool initGicd = <span class=key>true</span>;
   515    
   516        <span class="xdoc">/*!
</span>   517    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   518    <span class="xdoc">     *  ======== irqStackSection ========
</span>   519    <span class="xdoc">     *  Memory section used for IRQ stack on each core
</span>   520    <span class="xdoc">     *  Default is null.
</span>   521    <span class="xdoc">     */</span>
   522        <span class=key>metaonly</span> <span class=key>config</span> String irqStackSection = <span class=key>null</span>;
   523    
   524        <span class="xdoc">/*!
</span>   525    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   526    <span class="xdoc">     *  ======== fiqStack ========
</span>   527    <span class="xdoc">     *  FIQ stack pointer. Default = null.
</span>   528    <span class="xdoc">     *  (Indicates that stack is to be created internally)
</span>   529    <span class="xdoc">     *
</span>   530    <span class="xdoc">     *  <b>@a(Note)</b>
</span>   531    <span class="xdoc">     *  If running in SMP mode and both fiqStack and fiqStacks[0]
</span>   532    <span class="xdoc">     *  are set, then fiqStack is used on Core0.
</span>   533    <span class="xdoc">     */</span>
   534        <span class=key>metaonly</span> <span class=key>config</span> Ptr fiqStack = <span class=key>null</span>;
   535        <span class=key>metaonly</span> <span class=key>config</span> Ptr fiqStacks[];
   536    
   537        <span class="xdoc">/*!
</span>   538    <span class="xdoc">     *  ======== fiqStackSize ========
</span>   539    <span class="xdoc">     *  FIQ stack size in MAUs.
</span>   540    <span class="xdoc">     *  Default is 1024 bytes.
</span>   541    <span class="xdoc">     *
</span>   542    <span class="xdoc">     *  If running in SMP mode, the FIQ stacks on all cores are
</span>   543    <span class="xdoc">     *  set to this size.
</span>   544    <span class="xdoc">     */</span>
   545        <span class=key>metaonly</span> <span class=key>config</span> SizeT fiqStackSize = 1024;
   546    
   547        <span class="xdoc">/*!
</span>   548    <span class="xdoc">     *  ======== fiqStackSection ========
</span>   549    <span class="xdoc">     *  Memory section used for FIQ stack
</span>   550    <span class="xdoc">     *  Default is null.
</span>   551    <span class="xdoc">     */</span>
   552        <span class=key>metaonly</span> <span class=key>config</span> String fiqStackSection = <span class=key>null</span>;
   553    
   554        <span class="xdoc">/*!
</span>   555    <span class="xdoc">     *  ======== A_badSGIIntNum ========
</span>   556    <span class="xdoc">     *  Assert raised when an interrupt number &gt;= 16 is
</span>   557    <span class="xdoc">     *  passed to Hwi_raiseSGI() function.
</span>   558    <span class="xdoc">     */</span>
   559        <span class=key>config</span> xdc.runtime.Assert.Id A_badSGIIntNum  = {
   560            msg: <span class="string">"A_badSGIIntNum: SGI intNum should be &lt;= 15."</span>
   561        };
   562    
   563        <span class="xdoc">/*!
</span>   564    <span class="xdoc">     *  Error raised when an attempt is made to create a Hwi
</span>   565    <span class="xdoc">     *  that has already been created.
</span>   566    <span class="xdoc">     */</span>
   567        <span class=key>config</span> Error.Id E_alreadyDefined = {
   568            msg: <span class="string">"E_alreadyDefined: Hwi already defined, intnum: %d"</span>
   569        };
   570    
   571        <span class="xdoc">/*!
</span>   572    <span class="xdoc">     *  Error raised when Hwi handle referenced in Hwi_delete()
</span>   573    <span class="xdoc">     *  is not found in the Hwi dispatch table
</span>   574    <span class="xdoc">     */</span>
   575        <span class=key>config</span> Error.Id E_handleNotFound = {
   576            msg: <span class="string">"E_handleNotFound: Hwi handle not found: 0x%x"</span>
   577        };
   578    
   579        <span class="xdoc">/*!
</span>   580    <span class="xdoc">     *  Error raised when an undefined interrupt has fired.
</span>   581    <span class="xdoc">     */</span>
   582        <span class=key>config</span> Error.Id E_undefined = {
   583            msg: <span class="string">"E_undefined: Hwi undefined, intnum: %d"</span>
   584        };
   585    
   586        <span class="xdoc">/*!
</span>   587    <span class="xdoc">     *  Error raised if an attempt is made to create a Hwi
</span>   588    <span class="xdoc">     *  with an interrupt number greater than Hwi_NUM_INTERRUPTS - 1.
</span>   589    <span class="xdoc">     */</span>
   590        <span class=key>config</span> Error.Id E_badIntNum = {
   591            msg: <span class="string">"E_badIntNum, intnum: %d is out of range"</span>
   592        };
   593    
   594        <span class="xdoc">/*!
</span>   595    <span class="xdoc">     *  Issued just prior to Hwi function invocation (with interrupts disabled)
</span>   596    <span class="xdoc">     */</span>
   597        <span class=key>config</span> Log.Event LM_begin = {
   598            mask: Diags.USER1 | Diags.USER2,
   599            msg: <span class="string">"LM_begin: hwi: 0x%x, func: 0x%x, preThread: %d, intNum: %d, irp: 0x%x"</span>
   600        };
   601    
   602        <span class="xdoc">/*!
</span>   603    <span class="xdoc">     *  Issued just after return from Hwi function (with interrupts disabled)
</span>   604    <span class="xdoc">     */</span>
   605        <span class=key>config</span> Log.Event LD_end = {
   606            mask: Diags.USER2,
   607            msg: <span class="string">"LD_end: hwi: 0x%x"</span>
   608        };
   609    
   610    
   611        <span class=comment>// -------- Module Functions --------</span>
   612    
   613        <span class="xdoc">/*!
</span>   614    <span class="xdoc">     *  ======== disable ========
</span>   615    <span class="xdoc">     *  Globally disable interrupts.
</span>   616    <span class="xdoc">     *
</span>   617    <span class="xdoc">     *  Hwi_disable globally disables hardware interrupts and returns an
</span>   618    <span class="xdoc">     *  opaque key indicating whether interrupts were globally enabled or
</span>   619    <span class="xdoc">     *  disabled on entry to Hwi_disable(). 
</span>   620    <span class="xdoc">     *  The actual value of the key is target/device specific and is meant 
</span>   621    <span class="xdoc">     *  to be passed to Hwi_restore(). 
</span>   622    <span class="xdoc">     *
</span>   623    <span class="xdoc">     *  Call Hwi_disable before a portion of a function that needs
</span>   624    <span class="xdoc">     *  to run without interruption. When critical processing is complete, call
</span>   625    <span class="xdoc">     *  Hwi_restore or Hwi_enable to reenable hardware interrupts.
</span>   626    <span class="xdoc">     *
</span>   627    <span class="xdoc">     *  Servicing of interrupts that occur while interrupts are disabled is
</span>   628    <span class="xdoc">     *  postponed until interrupts are reenabled. However, if the same type 
</span>   629    <span class="xdoc">     *  of interrupt occurs several times while interrupts are disabled, 
</span>   630    <span class="xdoc">     *  the interrupt's function is executed only once when interrupts are 
</span>   631    <span class="xdoc">     *  reenabled.
</span>   632    <span class="xdoc">     *
</span>   633    <span class="xdoc">     *  A context switch can occur when calling Hwi_enable or Hwi_restore if
</span>   634    <span class="xdoc">     *  an enabled interrupt occurred while interrupts are disabled.
</span>   635    <span class="xdoc">     *
</span>   636    <span class="xdoc">     *  Hwi_disable may be called from main(). However, since Hwi interrupts
</span>   637    <span class="xdoc">     *  are already disabled in main(), such a call has no effect.
</span>   638    <span class="xdoc">     *
</span>   639    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   640    <span class="xdoc">     *  Disables only IRQ interrupts
</span>   641    <span class="xdoc">     *
</span>   642    <span class="xdoc">     *  <b>@a(constraints)</b>
</span>   643    <span class="xdoc">     *  If a Task switching API such as 
</span>   644    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Semaphore#pend Semaphore_pend()}, 
</span>   645    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Semaphore#post Semaphore_post()},
</span>   646    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Task#sleep Task_sleep()}, or
</span>   647    <span class="xdoc">     *  {<b>@link</b> ti.sysbios.knl.Task#yield Task_yield()} 
</span>   648    <span class="xdoc">     *  is invoked which results in a context switch while
</span>   649    <span class="xdoc">     *  interrupts are disabled, an embedded call to 
</span>   650    <span class="xdoc">     *  {<b>@link</b> #enable Hwi_enable} occurs
</span>   651    <span class="xdoc">     *  on the way to the new thread context which unconditionally re-enables
</span>   652    <span class="xdoc">     *  interrupts. Interrupts will remain enabled until a subsequent 
</span>   653    <span class="xdoc">     *  {<b>@link</b> #disable Hwi_disable}
</span>   654    <span class="xdoc">     *  invocation.
</span>   655    <span class="xdoc">     *
</span>   656    <span class="xdoc">     *  Swis always run with interrupts enabled.
</span>   657    <span class="xdoc">     *  See {<b>@link</b> ti.sysbios.knl.Swi#post Swi_post()} for a discussion Swis and
</span>   658    <span class="xdoc">     *  interrupts.
</span>   659    <span class="xdoc">     *
</span>   660    <span class="xdoc">     *  <b>@b(returns)</b>     opaque key for use by Hwi_restore()
</span>   661    <span class="xdoc">     */</span>
   662        @Macro
   663        <span class=key>override</span> UInt disable();
   664    
   665        <span class="xdoc">/*!
</span>   666    <span class="xdoc">     *  ======== enable ========
</span>   667    <span class="xdoc">     *
</span>   668    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   669    <span class="xdoc">     *  Enables only IRQ interrupts
</span>   670    <span class="xdoc">     */</span>
   671        @Macro
   672        <span class=key>override</span> UInt enable();
   673    
   674        <span class="xdoc">/*!
</span>   675    <span class="xdoc">     *  ======== restore ========
</span>   676    <span class="xdoc">     *
</span>   677    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   678    <span class="xdoc">     *  Restores only IRQ interrupts
</span>   679    <span class="xdoc">     */</span>
   680        @Macro
   681        <span class=key>override</span> Void restore(UInt key);
   682    
   683        <span class="xdoc">/*!
</span>   684    <span class="xdoc">     *  ======== enableIRQ ========
</span>   685    <span class="xdoc">     *  Enable IRQ interrupts.
</span>   686    <span class="xdoc">     *
</span>   687    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   688    <span class="xdoc">     *  Same as Hwi_enable()
</span>   689    <span class="xdoc">     *
</span>   690    <span class="xdoc">     *  <b>@b(returns)</b>     previous IRQ interrupt enable/disable state
</span>   691    <span class="xdoc">     */</span>
   692        @Macro
   693        UInt enableIRQ();
   694    
   695        <span class="xdoc">/*!
</span>   696    <span class="xdoc">     *  ======== disableIRQ ========
</span>   697    <span class="xdoc">     *  Disable IRQ interrupts.
</span>   698    <span class="xdoc">     *
</span>   699    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   700    <span class="xdoc">     *  Same as Hwi_disable()
</span>   701    <span class="xdoc">     *
</span>   702    <span class="xdoc">     *  <b>@b(returns)</b>     previous IRQ interrupt enable/disable state
</span>   703    <span class="xdoc">     */</span>
   704        @Macro
   705        UInt disableIRQ();
   706    
   707        <span class="xdoc">/*!
</span>   708    <span class="xdoc">     *  ======== restoreIRQ ========
</span>   709    <span class="xdoc">     *  Restore IRQ interrupts.
</span>   710    <span class="xdoc">     *
</span>   711    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   712    <span class="xdoc">     *  Same as Hwi_restore()
</span>   713    <span class="xdoc">     *
</span>   714    <span class="xdoc">     *  <b>@param(key)</b>     enable/disable state to restore
</span>   715    <span class="xdoc">     */</span>
   716        @Macro
   717        Void restoreIRQ(UInt key);
   718    
   719        <span class="xdoc">/*!
</span>   720    <span class="xdoc">     *  ======== enableFIQ ========
</span>   721    <span class="xdoc">     *  Enable FIQ interrupts.
</span>   722    <span class="xdoc">     *
</span>   723    <span class="xdoc">     *  <b>@b(returns)</b>     previous FIQ interrupt enable/disable state
</span>   724    <span class="xdoc">     */</span>
   725        @Macro
   726        UInt enableFIQ();
   727    
   728        <span class="xdoc">/*!
</span>   729    <span class="xdoc">     *  ======== disableFIQ ========
</span>   730    <span class="xdoc">     *  Disable FIQ interrupts.
</span>   731    <span class="xdoc">     *
</span>   732    <span class="xdoc">     *  <b>@b(returns)</b>     previous FIQ interrupt enable/disable state
</span>   733    <span class="xdoc">     */</span>
   734        @Macro
   735        UInt disableFIQ();
   736    
   737        <span class="xdoc">/*!
</span>   738    <span class="xdoc">     *  ======== restoreFIQ ========
</span>   739    <span class="xdoc">     *  Restore FIQ interrupts.
</span>   740    <span class="xdoc">     *
</span>   741    <span class="xdoc">     *  <b>@param(key)</b>     enable/disable state to restore
</span>   742    <span class="xdoc">     */</span>
   743        @Macro
   744        Void restoreFIQ(UInt key);
   745    
   746        <span class="xdoc">/*!
</span>   747    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   748    <span class="xdoc">     *  ======== disableFxn ========
</span>   749    <span class="xdoc">     *  function call implementation
</span>   750    <span class="xdoc">     */</span>
   751        UInt disableFxn();
   752    
   753        <span class="xdoc">/*!
</span>   754    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   755    <span class="xdoc">     *  ======== enableFxn ========
</span>   756    <span class="xdoc">     *  function call implementation
</span>   757    <span class="xdoc">     */</span>
   758        UInt enableFxn();
   759    
   760        <span class="xdoc">/*!
</span>   761    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   762    <span class="xdoc">     *  ======== restoreFxn ========
</span>   763    <span class="xdoc">     *  function call implementation
</span>   764    <span class="xdoc">     */</span>
   765        Void restoreFxn(UInt key);
   766    
   767        <span class="xdoc">/*!
</span>   768    <span class="xdoc">     *  ======== getHandle ========
</span>   769    <span class="xdoc">     *  Returns Hwi_Handle associated with intNum
</span>   770    <span class="xdoc">     *
</span>   771    <span class="xdoc">     *  <b>@param(intNum)</b>  interrupt number
</span>   772    <span class="xdoc">     */</span>
   773        Handle getHandle(UInt intNum);
   774    
   775        <span class="xdoc">/*!
</span>   776    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   777    <span class="xdoc">     *  ======== init ========
</span>   778    <span class="xdoc">     *  assembly code mode registers setup
</span>   779    <span class="xdoc">     */</span>
   780        Void init();
   781    
   782        <span class="xdoc">/*!
</span>   783    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   784    <span class="xdoc">     *  ======== initIntControllerCoreX ========
</span>   785    <span class="xdoc">     */</span>
   786        Void initIntControllerCoreX();
   787    
   788        <span class="xdoc">/*!
</span>   789    <span class="xdoc">     *  ======== intAffinity ========
</span>   790    <span class="xdoc">     *  SMP Interrupt affinity mappings
</span>   791    <span class="xdoc">     *
</span>   792    <span class="xdoc">     *  In SMP mode, this array maps an interrupt number to the
</span>   793    <span class="xdoc">     *  coreId it is to be tied to. By default, all ints are mapped to
</span>   794    <span class="xdoc">     *  core 0.
</span>   795    <span class="xdoc">     *
</span>   796    <span class="xdoc">     *  For example, to make Timer 1 from the ti.sysbios.timers.dmtimer.Timer
</span>   797    <span class="xdoc">     *  module interrupt on core 1 rather than core 0, add the following to
</span>   798    <span class="xdoc">     *  your config file:
</span>   799    <span class="xdoc">     *
</span>   800    <span class="xdoc">     *  <b>@p(code)</b>
</span>   801    <span class="xdoc">     *     var Hwi = xdc.useModule('ti.sysbios.family.arm.gic.Hwi');
</span>   802    <span class="xdoc">     *     Hwi.intAffinity[&lt;intNum&gt;] = 1;
</span>   803    <span class="xdoc">     *  <b>@p</b>
</span>   804    <span class="xdoc">     *
</span>   805    <span class="xdoc">     *  <b>@a(constraints)</b>
</span>   806    <span class="xdoc">     *  Interrupt numbers below 32 are ignored. This config param only
</span>   807    <span class="xdoc">     *  allows routing interrupt numbers greater than or equal to #32.
</span>   808    <span class="xdoc">     */</span>
   809        <span class=key>metaonly</span> <span class=key>config</span> UInt8 intAffinity[];
   810    
   811        <span class="xdoc">/*!
</span>   812    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   813    <span class="xdoc">     *  ======== raiseSGI ========
</span>   814    <span class="xdoc">     */</span>
   815        Void raiseSGI(UInt mask, UInt intNum);
   816    
   817        <span class="xdoc">/*!
</span>   818    <span class="xdoc">     *  ======== setPriority ========
</span>   819    <span class="xdoc">     *  Set an interrupt's priority.
</span>   820    <span class="xdoc">     *
</span>   821    <span class="xdoc">     *  Not an instance function so that it can be used
</span>   822    <span class="xdoc">     *  with non-dispatched interrupts.
</span>   823    <span class="xdoc">     *
</span>   824    <span class="xdoc">     *  <b>@param(intNum)</b>      ID of interrupt
</span>   825    <span class="xdoc">     *  <b>@param(priority)</b>    priority
</span>   826    <span class="xdoc">     */</span>
   827        Void setPriority(UInt intNum, UInt priority);
   828    
   829    <span class=key>instance</span>:
   830    
   831        <span class="xdoc">/*!
</span>   832    <span class="xdoc">     *  ======== type ========
</span>   833    <span class="xdoc">     *  Interrupt type (IRQ/FIQ). Default is IRQ.
</span>   834    <span class="xdoc">     *
</span>   835    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   836    <span class="xdoc">     *  FIQs are only supported when {<b>@link</b> #enableSecureMode} is set to
</span>   837    <span class="xdoc">     *  true.
</span>   838    <span class="xdoc">     */</span>
   839        <span class=key>config</span> Type type = Type_IRQ;
   840    
   841        <span class="xdoc">/*!
</span>   842    <span class="xdoc">     *  ======== triggerSensitivity ========
</span>   843    <span class="xdoc">     *  Set an interrupt's trigger sensitivity
</span>   844    <span class="xdoc">     *
</span>   845    <span class="xdoc">     *  2-bit field that configures the trigger sensitivity of an
</span>   846    <span class="xdoc">     *  interrupt.
</span>   847    <span class="xdoc">     *
</span>   848    <span class="xdoc">     *  On the Cortex-A15, all software generated interrupts (SGI)
</span>   849    <span class="xdoc">     *  are edge-triggered (b10) and all private peripheral interrupts (PPI)
</span>   850    <span class="xdoc">     *  are level-sensitive (b01). The trigger sensitivity of these
</span>   851    <span class="xdoc">     *  interrupt types cannot be changed.
</span>   852    <span class="xdoc">     *
</span>   853    <span class="xdoc">     *  For shared peripheral interrupts (SPI), the LSB of the bit-pair
</span>   854    <span class="xdoc">     *  is read only and is always 1. The MSB of the bit-pair can be
</span>   855    <span class="xdoc">     *  altered to change trigger sensitivity.
</span>   856    <span class="xdoc">     *
</span>   857    <span class="xdoc">     *  Possible bit-pair encodings for Cortex-A15 SPIs:
</span>   858    <span class="xdoc">     *      b01    Interrupt is active-High level-sensitive (default)
</span>   859    <span class="xdoc">     *      b11    Interrupt is rising edge-sensitive
</span>   860    <span class="xdoc">     *
</span>   861    <span class="xdoc">     *  For more information please refer section 4.3.13 on
</span>   862    <span class="xdoc">     *  Interrupt Configuration Registers (GICD_ICFGRn) in
</span>   863    <span class="xdoc">     *  ARM Generic Interrupt Controller Architecure Spec v2.0
</span>   864    <span class="xdoc">     */</span>
   865        <span class=key>config</span> UInt triggerSensitivity = ~(0);
   866    
   867        <span class="xdoc">/*!
</span>   868    <span class="xdoc">     *  ======== targetProcList ========
</span>   869    <span class="xdoc">     *  Set an interrupt's target processor list.
</span>   870    <span class="xdoc">     *
</span>   871    <span class="xdoc">     *  This is an 8-bit CPU targets field that stores the list of target
</span>   872    <span class="xdoc">     *  processors for the interrupt. That is, it holds the list of CPU
</span>   873    <span class="xdoc">     *  interfaces to which the GIC Distributor will forward the interrupt
</span>   874    <span class="xdoc">     *  if it is asserted and has sufficient priority.
</span>   875    <span class="xdoc">     *
</span>   876    <span class="xdoc">     *  Each bit in targetProcList refers to the corresponding processor.
</span>   877    <span class="xdoc">     *  For instance, a value of 0x3 means the pending interrupt is
</span>   878    <span class="xdoc">     *  forwarded to processor 0 and 1.
</span>   879    <span class="xdoc">     *
</span>   880    <span class="xdoc">     *  For more information please refer section 4.3.12 on
</span>   881    <span class="xdoc">     *  Interrupt Processor Targets Registers (GICD_ITARGETSRn) in
</span>   882    <span class="xdoc">     *  ARM Generic Interrupt Controller Architecure Spec v2.0
</span>   883    <span class="xdoc">     *
</span>   884    <span class="xdoc">     *  If running in {<b>@link</b> ti.sysbios.BIOS#smpEnabled SMP mode}
</span>   885    <span class="xdoc">     *  and both the targetProcList Hwi param as well as the
</span>   886    <span class="xdoc">     *  {<b>@link</b> #intAffinity}[] array entry for the intNum are set,
</span>   887    <span class="xdoc">     *  targetProcList is given precedence and is used to configure
</span>   888    <span class="xdoc">     *  the interrupt's target processors.
</span>   889    <span class="xdoc">     *
</span>   890    <span class="xdoc">     *  <b>@a(NOTE)</b>
</span>   891    <span class="xdoc">     *  Target processor list is read-only for the first 32 interrupts.
</span>   892    <span class="xdoc">     *  Therefore, this field will have no effect for interrupt numbers
</span>   893    <span class="xdoc">     *  less than 32 (intNum 0-31).
</span>   894    <span class="xdoc">     */</span>
   895        <span class=key>config</span> UInt targetProcList = 0x0;
   896    
   897        <span class="xdoc">/*!
</span>   898    <span class="xdoc">     *  ======== Interrupt priority ========
</span>   899    <span class="xdoc">     *  Hwi instance interrupt priority.
</span>   900    <span class="xdoc">     *
</span>   901    <span class="xdoc">     *  Valid priorities are device dependent and their
</span>   902    <span class="xdoc">     *  nesting behaviors depend on the {<b>@link</b> #BPR} setting.
</span>   903    <span class="xdoc">     *
</span>   904    <span class="xdoc">     *  See the ARM GIC Architecture Specification v2.0 document for more
</span>   905    <span class="xdoc">     *  details.
</span>   906    <span class="xdoc">     */</span>
   907        <span class=key>override</span> <span class=key>config</span> Int priority = -1;
   908    
   909        <span class="xdoc">/*! The interrupt controller is designed for priority based interrupts */</span>
   910        <span class=key>override</span> <span class=key>config</span> IHwi.MaskingOption maskSetting = IHwi.MaskingOption_LOWER;
   911    
   912        <span class="xdoc">/*!
</span>   913    <span class="xdoc">     *  ======== reconfig ========
</span>   914    <span class="xdoc">     *  Reconfigure a dispatched interrupt.
</span>   915    <span class="xdoc">     */</span>
   916        Void reconfig(FuncPtr fxn, <span class=key>const</span> Params *params);
   917    
   918    <span class=key>internal</span>:   <span class="comment">/* not for client use */</span>
   919    
   920        <span class="xdoc">/*!
</span>   921    <span class="xdoc">     *  ======== inUseMeta ========
</span>   922    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   923    <span class="xdoc">     *  Check for Hwi already in use.
</span>   924    <span class="xdoc">     *  For internal SYS/BIOS use only.
</span>   925    <span class="xdoc">     *  Should be called prior to any internal Hwi.create().
</span>   926    <span class="xdoc">     *
</span>   927    <span class="xdoc">     *  <b>@param(intNum)</b>  interrupt number
</span>   928    <span class="xdoc">     */</span>
   929        <span class=key>metaonly</span> Bool inUseMeta(UInt intNum);
   930    
   931        <span class="comment">/*
</span>   932    <span class="comment">     * Swi and Task module function pointers.
</span>   933    <span class="comment">     * Used to decouple Hwi from Swi and Task when
</span>   934    <span class="comment">     * dispatcherSwiSupport or
</span>   935    <span class="comment">     * dispatcherTaskSupport is false.
</span>   936    <span class="comment">     */</span>
   937        <span class=key>config</span> UInt (*swiDisable)();
   938        <span class=key>config</span> Void (*swiRestoreHwi)(UInt);
   939        <span class=key>config</span> UInt (*taskDisable)();
   940        <span class=key>config</span> Void (*taskRestoreHwi)(UInt);
   941    
   942        <span class="comment">/*
</span>   943    <span class="comment">     *  ======== postInit ========
</span>   944    <span class="comment">     *  finish initializing static and dynamic Hwis
</span>   945    <span class="comment">     */</span>
   946        Int postInit(Object *hwi, Error.Block *eb);
   947    
   948        <span class="comment">/*
</span>   949    <span class="comment">     *  ======== initIntControllerCore0 ========
</span>   950    <span class="comment">     */</span>
   951        Void initIntControllerCore0();
   952    
   953        <span class="comment">/* setup FIQ stack pointer */</span>
   954        Void initFIQStack(Ptr fiqStack);
   955    
   956        <span class="comment">/* default FIQ Interrupt Dispatcher */</span>
   957        Void dispatchFIQC();
   958    
   959        <span class="comment">/* Interrupt Dispatcher assembly code wrapper */</span>
   960        Void dispatchIRQ();
   961    
   962        <span class="comment">/* Interrupt Dispatcher C code */</span>
   963        Void dispatchIRQC(Irp irp);
   964    
   965        <span class="comment">/* non plugged interrupt handler */</span>
   966        Void nonPluggedHwiHandler(UArg arg);
   967    
   968        <span class="xdoc">/*!
</span>   969    <span class="xdoc">     *  const array to hold all HookSet objects.
</span>   970    <span class="xdoc">     */</span>
   971        <span class=key>config</span> HookSet hooks[<span class=key>length</span>] = [];
   972    
   973        <span class="xdoc">/*! Meta World Only Hwi Configuration Object. */</span>
   974        <span class=key>metaonly</span> <span class=key>struct</span> InterruptObj {
   975            Bool used;              <span class="comment">/* Interrupt already defined? */</span>
   976            FuncPtr fxn;            <span class="comment">/* Dispatched ISR function */</span>
   977        };
   978    
   979        <span class="xdoc">/*!
</span>   980    <span class="xdoc">     * Meta-only array of interrupt objects.
</span>   981    <span class="xdoc">     * This meta-only array of Hwi config objects is initialized
</span>   982    <span class="xdoc">     * in Hwi.xs:module$meta$init().
</span>   983    <span class="xdoc">     */</span>
   984        <span class=key>metaonly</span> <span class=key>config</span> InterruptObj interrupt[];
   985    
   986        <span class="xdoc">/*!
</span>   987    <span class="xdoc">     * GIC Distributor base address
</span>   988    <span class="xdoc">     */</span>
   989        <span class=key>metaonly</span> <span class=key>config</span> Ptr gicdBaseAddress;
   990    
   991        <span class="xdoc">/*!
</span>   992    <span class="xdoc">     * GIC cpu interface base address
</span>   993    <span class="xdoc">     */</span>
   994        <span class=key>metaonly</span> <span class=key>config</span> Ptr giccBaseAddress;
   995    
   996        <span class=key>struct</span> Instance_State {
   997            Type        type;             <span class=comment>// Interrupt Type</span>
   998            UInt        priority;         <span class=comment>// Interrupt Priority</span>
   999            UArg        arg;              <span class=comment>// Argument to Hwi function.</span>
  1000            FuncPtr     fxn;              <span class=comment>// Hwi function.</span>
  1001            Irp         irp;              <span class=comment>// current IRP</span>
  1002            Ptr         hookEnv[];
  1003            UInt        triggerSensitivity;
  1004            UInt        targetProcList;
  1005        };
  1006    
  1007        <span class=key>struct</span> Module_State {
  1008            Char         *taskSP[];       <span class=comment>// temporary storage of interrupted</span>
  1009                                          <span class=comment>// Task's SP during ISR execution</span>
  1010            Char         *isrStack[];     <span class=comment>// Points to isrStack address</span>
  1011            Char          hwiStack[][];   <span class=comment>// IRQ stack for each core</span>
  1012            Ptr           isrStackSize;   <span class=comment>// = Program.stack</span>
  1013                                          <span class=comment>// !!! The above three fields MUST be kept</span>
  1014                                          <span class=comment>// !!! at the base of the module state</span>
  1015                                          <span class=comment>// !!! GNU switchAndRunFunc and</span>
  1016                                          <span class=comment>// !!! SMP Core module assumes it</span>
  1017            UInt32        iser[32];       <span class=comment>// Initial Interrupt Set Enable Reg values</span>
  1018            UInt32        icfgr[];        <span class=comment>// Initial Trigger sensitivity values</span>
  1019            UInt32        itargetsr[];    <span class=comment>// Initial interrupt target processors</span>
  1020            UInt          spuriousInts;   <span class=comment>// Count of spurious interrupts</span>
  1021            UInt          lastSpuriousInt;<span class=comment>// Most recent spurious interrupt</span>
  1022            UInt          irp;            <span class=comment>// temporary irp storage for IRQ handler</span>
  1023            Ptr           isrStackBase;   <span class=comment>// = __TI_STACK_BASE</span>
  1024            Hwi.Object    nonPluggedHwi;  <span class=comment>// default Hwi object</span>
  1025            Handle        dispatchTable[];<span class=comment>// dispatch table</span>
  1026            volatile UInt curIntId;       <span class=comment>// current Interrupt Id</span>
  1027            UInt32        igroupr[];      <span class=comment>// Initial Interrupt Group (0/1)</span>
  1028            Char          fiqStack[][];   <span class=comment>// buffers used for FIQ stacks</span>
  1029            SizeT         fiqStackSize;   <span class=comment>// FIQ stack size</span>
  1030            UInt8         intAffinity[];  <span class=comment>// smp int-to-coreId mappings</span>
  1031        };
  1032    }
</pre>
</body></html>
