#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Sep  5 00:10:17 2021
# Process ID: 7848
# Current directory: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1404 D:\FPGA_2021\2021_code_base\06_demo_all_2021\06_demo_all_2021\06_demo_all.xpr
# Log file: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/vivado.log
# Journal file: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.xpr
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
