@W: MT530 :"e:\repos\ecen5863_hw\hw7_practical\libero\counter\hdl\counter.v.v":35:0:35:5|Found inferred clock counter|clk which controls 16 sequential elements including q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
