Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Thu May 04 12:07:32 2023
| Host             : Telops330 running 64-bit major release  (build 9200)
| Command          : report_power -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_70_power.rpt
| Design           : fir_251_output_top_70
| Device           : xc7k70tfbg676-1
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.735 |
| Dynamic (W)              | 2.627 |
| Device Static (W)        | 0.108 |
| Total Off-Chip Power (W) | 0.309 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 94.9  |
| Junction Temperature (C) | 30.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.141 |       52 |       --- |             --- |
| Slice Logic              |     0.056 |    67468 |       --- |             --- |
|   LUT as Logic           |     0.047 |    24127 |     41000 |           58.85 |
|   Register               |     0.004 |    29930 |     82000 |           36.50 |
|   CARRY4                 |     0.004 |     1568 |     10250 |           15.30 |
|   LUT as Distributed RAM |    <0.001 |     1096 |     13400 |            8.18 |
|   LUT as Shift Register  |    <0.001 |      957 |     13400 |            7.14 |
|   F7/F8 Muxes            |    <0.001 |      201 |     41000 |            0.49 |
|   Others                 |    <0.001 |     3565 |       --- |             --- |
| Signals                  |     0.075 |    51078 |       --- |             --- |
| Block RAM                |     0.085 |    113.5 |       135 |           84.07 |
| MMCM                     |     0.535 |        5 |         6 |           83.33 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| DSPs                     |     0.012 |       20 |       240 |            8.33 |
| I/O                      |     0.947 |      144 |       300 |           48.00 |
| GTX                      |     0.477 |        2 |         8 |           25.00 |
| PHASER                   |     0.205 |       18 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     2.735 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.503 |       0.474 |      0.029 |
| Vccaux    |       1.800 |     0.511 |       0.499 |      0.012 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.236 |       0.235 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.343 |       0.342 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.256 |       0.251 |      0.005 |
| MGTAVtt   |       1.200 |     0.147 |       0.142 |      0.005 |
| MGTVccaux |       1.800 |     0.008 |       0.008 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                                      | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SYS_CLK_P2                                                                                                                                                | SYS_CLK_P2                                                                                                                                                                                                                                                                  |             5.0 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                             | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                              |            33.3 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                           | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                     |            33.3 |
| U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/gtxe2_i/RXOUTCLK                                                           | U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/rxrecclk_from_gtx_i                                                                                                                                                                          |             5.1 |
| U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/gtxe2_i/TXOUTCLK                                                           | U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/tx_out_clk                                                                                                                                                                                   |             5.1 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/gtxe2_i/RXOUTCLK                                                                                                   | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_RXOUTCLK_OUT                                                                                                                                                                                                                     |            13.5 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/gtxe2_i/TXOUTCLK                                                                                                   | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_TXOUTCLK_OUT                                                                                                                                                                                                                     |            13.5 |
| aurora_clk                                                                                                                                                | AURORA_CLK_P2                                                                                                                                                                                                                                                               |             8.0 |
| clk100                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clk210                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out1_core_clk_wiz_1_0                                                                                                                                                                                                        |             4.8 |
| clk50                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                         |            20.0 |
| clk50                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out1_core_clk_wiz_0_0                                                                                                                                                                                                        |            20.0 |
| clk85                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                         |            11.8 |
| clk85                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out2_core_clk_wiz_0_0                                                                                                                                                                                                        |            11.8 |
| clk85n                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out3_core_clk_wiz_0_0                                                                                                                                                                                                        |            11.8 |
| clk_74_25                                                                                                                                                 | U1/SDI/clk_74_25_in                                                                                                                                                                                                                                                         |            13.5 |
| clk_dout                                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out1_clink_clk_wiz                                                                                                                                                                                                                             |            11.8 |
| clk_dout_mult                                                                                                                                             | U1/CLINK/clink_mmcm/inst/clk_out2_clink_clk_wiz                                                                                                                                                                                                                             |             1.7 |
| clk_out1_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out1_clink_clk_wiz                                                                                                                                                                                                                             |            11.8 |
| clk_out2_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out2_clink_clk_wiz                                                                                                                                                                                                                             |             1.7 |
| clkfbout                                                                                                                                                  | U1/MGT/MGTS/DATA_CLOCK/U1/clkfbout                                                                                                                                                                                                                                          |             5.1 |
| clkfbout_clink_clk_wiz_4                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clkfbout_clink_clk_wiz                                                                                                                                                                                                                             |            11.8 |
| clkfbout_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clkfbout_clink_clk_wiz                                                                                                                                                                                                                             |            11.8 |
| clkfbout_core_clk_wiz_0_0                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clkfbout_core_clk_wiz_0_0                                                                                                                                                                                                        |            20.0 |
| clkfbout_core_clk_wiz_1_0                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_1/inst/clkfbout_core_clk_wiz_1_0                                                                                                                                                                                                        |            20.0 |
| freq_refclk                                                                                                                                               | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_4                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| pll_clk3_out                                                                                                                                              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sdi_clk                                                                                                                                                   | SDI_CLK_P                                                                                                                                                                                                                                                                   |             6.7 |
| sync_clk_i                                                                                                                                                | U1/MGT/MGTS/DATA_CLOCK/U1/sync_clk_i                                                                                                                                                                                                                                        |             5.1 |
| sync_pulse                                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| user_clk_i                                                                                                                                                | U1/MGT/MGTS/DATA_CLOCK/U1/user_clk_i                                                                                                                                                                                                                                        |            10.2 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| fir_251_output_top_70                                                                                                                     |     2.627 |
|   U1                                                                                                                                      |     2.581 |
|     CLINK                                                                                                                                 |     0.665 |
|       CH0                                                                                                                                 |     0.181 |
|         U0                                                                                                                                |     0.181 |
|       CH1                                                                                                                                 |     0.180 |
|         U0                                                                                                                                |     0.180 |
|       CH2                                                                                                                                 |     0.180 |
|         U0                                                                                                                                |     0.180 |
|       CTRL                                                                                                                                |    <0.001 |
|         U0A                                                                                                                               |    <0.001 |
|         stretch_freset                                                                                                                    |    <0.001 |
|       FR                                                                                                                                  |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|       LB_ASYNC_FIFO                                                                                                                       |     0.001 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                                                                                           |     0.001 |
|           U0                                                                                                                              |     0.001 |
|             inst_fifo_gen                                                                                                                 |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                     |     0.001 |
|                 grf.rf                                                                                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     gras.rsts                                                                                                             |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwas.wsts                                                                                                             |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |    <0.001 |
|                       inst_blk_mem_gen                                                                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |    <0.001 |
|                           valid.cstr                                                                                                      |    <0.001 |
|                             ramloop[0].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                             ramloop[1].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                              |    <0.001 |
|       LB_FIFO                                                                                                                             |    <0.001 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst                                                                         |    <0.001 |
|           U0                                                                                                                              |    <0.001 |
|             inst_fifo_gen                                                                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                     |    <0.001 |
|                 grf.rf                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     grss.rsts                                                                                                             |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                       c2                                                                                                                  |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwss.wsts                                                                                                             |    <0.001 |
|                       c0                                                                                                                  |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                       gaf.c2                                                                                                              |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                              |    <0.001 |
|                       inst_blk_mem_gen                                                                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |    <0.001 |
|                           valid.cstr                                                                                                      |    <0.001 |
|                             ramloop[0].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                             ramloop[1].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                             ramloop[2].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|               reset_gen_cc.rstblk_cc                                                                                                      |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                  |    <0.001 |
|       LineFrame                                                                                                                           |    <0.001 |
|         configvalid_sync                                                                                                                  |    <0.001 |
|         sreset_0                                                                                                                          |    <0.001 |
|       PHY                                                                                                                                 |     0.002 |
|         sync_SOFTRESET                                                                                                                    |    <0.001 |
|         sync_cfg_valid                                                                                                                    |    <0.001 |
|       clink_mmcm                                                                                                                          |     0.118 |
|         inst                                                                                                                              |     0.118 |
|     GIGE_FB                                                                                                                               |     0.011 |
|       CTRL                                                                                                                                |    <0.001 |
|         U0A                                                                                                                               |    <0.001 |
|       DM                                                                                                                                  |     0.008 |
|         fb_datamover                                                                                                                      |     0.008 |
|           U0                                                                                                                              |     0.008 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                             |     0.004 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                            |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                 |     0.002 |
|                 I_DATA_FIFO                                                                                                               |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                             |     0.002 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                     |     0.002 |
|                       inst_fifo_gen                                                                                                       |     0.002 |
|                         gconvfifo.rf                                                                                                      |     0.002 |
|                           grf.rf                                                                                                          |     0.002 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                               grss.gdc.dc                                                                                                 |    <0.001 |
|                                 gsym_dc.dc                                                                                                |    <0.001 |
|                               grss.rsts                                                                                                   |    <0.001 |
|                                 c1                                                                                                        |    <0.001 |
|                                 c2                                                                                                        |    <0.001 |
|                               rpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                               gwss.wsts                                                                                                   |    <0.001 |
|                                 c0                                                                                                        |    <0.001 |
|                                 c1                                                                                                        |    <0.001 |
|                               wpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                         |     0.002 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                    |     0.002 |
|                                 inst_blk_mem_gen                                                                                          |     0.002 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.002 |
|                                     valid.cstr                                                                                            |     0.002 |
|                                       ramloop[0].ram.r                                                                                    |    <0.001 |
|                                         prim_noinit.ram                                                                                   |    <0.001 |
|                                       ramloop[1].ram.r                                                                                    |    <0.001 |
|                                         prim_noinit.ram                                                                                   |    <0.001 |
|                                       ramloop[2].ram.r                                                                                    |    <0.001 |
|                                         prim_noinit.ram                                                                                   |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_ADDR_CNTL                                                                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_CMD_STATUS                                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_MSTR_PCC                                                                                                                  |     0.001 |
|                 I_STRT_STRB_GEN                                                                                                           |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                           |    <0.001 |
|               I_RESET                                                                                                                     |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                             |     0.003 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                       |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                  |    <0.001 |
|               GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF                                                              |    <0.001 |
|               I_ADDR_CNTL                                                                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_CMD_STATUS                                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_RESET                                                                                                                     |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                        |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                           |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|       DM_IN_FIFO                                                                                                                          |    <0.001 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                                                                                         |    <0.001 |
|           U0                                                                                                                              |    <0.001 |
|             inst_fifo_gen                                                                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                     |    <0.001 |
|                 grf.rf                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     grss.rsts                                                                                                             |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwss.wsts                                                                                                             |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |    <0.001 |
|                       inst_blk_mem_gen                                                                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |    <0.001 |
|                           valid.cstr                                                                                                      |    <0.001 |
|                             ramloop[0].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                             ramloop[1].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|       FSM                                                                                                                                 |     0.001 |
|         dataout_waterlevel_sync                                                                                                           |    <0.001 |
|         fb_configvalid_sync                                                                                                               |    <0.001 |
|         inst_sync_reset                                                                                                                   |    <0.001 |
|       READ_FR                                                                                                                             |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|       SOF                                                                                                                                 |    <0.001 |
|         U1                                                                                                                                |    <0.001 |
|       WRITE_FR                                                                                                                            |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|     MB                                                                                                                                    |     1.089 |
|       core_wrapper_i                                                                                                                      |     1.089 |
|         core_i                                                                                                                            |     1.089 |
|           FB_MEMORY                                                                                                                       |     0.805 |
|             axi_interconnect_0                                                                                                            |     0.049 |
|               s00_couplers                                                                                                                |     0.012 |
|                 auto_us_cc_df                                                                                                             |     0.012 |
|                   inst                                                                                                                    |     0.012 |
|                     gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                         |     0.012 |
|                       USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                               |     0.011 |
|                         dw_fifogen_ar                                                                                                     |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gaxi_full_lite.gread_ch.grach2.axi_rach                                                                       |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_60                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         dw_fifogen_rresp                                                                                                  |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gconvfifo.rf                                                                                                  |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                     c0                                                                                                    |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                     c2                                                                                                    |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_63_0_2                                                                                      |    <0.001 |
|                                     RAM_reg_128_191_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_192_255_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_256_319_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_320_383_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_384_447_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_448_511_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_64_127_0_2                                                                                    |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         m_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_20                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                         s_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_28                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                       USE_READ.read_addr_inst                                                                                             |    <0.001 |
|                       si_register_slice_inst                                                                                              |    <0.001 |
|                         ar_pipe                                                                                                           |    <0.001 |
|               s01_couplers                                                                                                                |     0.005 |
|                 auto_us_cc_df                                                                                                             |     0.005 |
|                   inst                                                                                                                    |     0.005 |
|                     gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                         |     0.005 |
|                       USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                        |    <0.001 |
|                         inst_fifo_gen                                                                                                     |    <0.001 |
|                           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                        |    <0.001 |
|                             grf.rf                                                                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                                 gras.rsts                                                                                                 |    <0.001 |
|                                 rpntr                                                                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                                 gwas.wsts                                                                                                 |    <0.001 |
|                                 wpntr                                                                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                             |    <0.001 |
|                                   RAM_reg_0_31_0_2                                                                                        |    <0.001 |
|                               rstblk                                                                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                  |    <0.001 |
|                       USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                             |     0.004 |
|                         dw_fifogen_aw                                                                                                     |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                      |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_64                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         gen_awpop_fifo.dw_fifogen_awpop                                                                                   |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         s_aw_reg                                                                                                          |    <0.001 |
|                           aw_pipe                                                                                                         |    <0.001 |
|                         w_buffer                                                                                                          |    <0.001 |
|                           inst_blk_mem_gen                                                                                                |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                                  |    <0.001 |
|                                 ramloop[0].ram.r                                                                                          |    <0.001 |
|                                   prim_noinit.ram                                                                                         |    <0.001 |
|                                 ramloop[1].ram.r                                                                                          |    <0.001 |
|                                   prim_noinit.ram                                                                                         |    <0.001 |
|                       USE_WRITE.write_addr_inst                                                                                           |    <0.001 |
|                         gen_id_queue.id_queue                                                                                             |    <0.001 |
|                       si_register_slice_inst                                                                                              |    <0.001 |
|                         aw_pipe                                                                                                           |    <0.001 |
|               s02_couplers                                                                                                                |     0.010 |
|                 auto_us_cc_df                                                                                                             |     0.010 |
|                   inst                                                                                                                    |     0.010 |
|                     gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                         |     0.010 |
|                       USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                               |     0.009 |
|                         dw_fifogen_ar                                                                                                     |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gaxi_full_lite.gread_ch.grach2.axi_rach                                                                       |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_60                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         dw_fifogen_rresp                                                                                                  |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gconvfifo.rf                                                                                                  |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                     c0                                                                                                    |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                     c2                                                                                                    |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_63_0_2                                                                                      |    <0.001 |
|                                     RAM_reg_128_191_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_192_255_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_256_319_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_320_383_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_384_447_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_448_511_0_2                                                                                   |    <0.001 |
|                                     RAM_reg_64_127_0_2                                                                                    |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         m_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_20                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                         s_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_28                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                       USE_READ.read_addr_inst                                                                                             |    <0.001 |
|                       si_register_slice_inst                                                                                              |    <0.001 |
|                         ar_pipe                                                                                                           |    <0.001 |
|               s03_couplers                                                                                                                |     0.004 |
|                 auto_us_cc_df                                                                                                             |     0.004 |
|                   inst                                                                                                                    |     0.004 |
|                     gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                         |     0.004 |
|                       USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                        |    <0.001 |
|                         inst_fifo_gen                                                                                                     |    <0.001 |
|                           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                        |    <0.001 |
|                             grf.rf                                                                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                                 gras.rsts                                                                                                 |    <0.001 |
|                                 rpntr                                                                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                                 gwas.wsts                                                                                                 |    <0.001 |
|                                 wpntr                                                                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                             |    <0.001 |
|                                   RAM_reg_0_31_0_2                                                                                        |    <0.001 |
|                               rstblk                                                                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                  |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                  |    <0.001 |
|                       USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                             |     0.004 |
|                         dw_fifogen_aw                                                                                                     |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                      |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_64                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         gen_awpop_fifo.dw_fifogen_awpop                                                                                   |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                    |    <0.001 |
|                                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   gras.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwas.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         s_aw_reg                                                                                                          |    <0.001 |
|                           aw_pipe                                                                                                         |    <0.001 |
|                         w_buffer                                                                                                          |    <0.001 |
|                           inst_blk_mem_gen                                                                                                |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                          |    <0.001 |
|                               valid.cstr                                                                                                  |    <0.001 |
|                                 ramloop[0].ram.r                                                                                          |    <0.001 |
|                                   prim_noinit.ram                                                                                         |    <0.001 |
|                                 ramloop[1].ram.r                                                                                          |    <0.001 |
|                                   prim_noinit.ram                                                                                         |    <0.001 |
|                       USE_WRITE.write_addr_inst                                                                                           |    <0.001 |
|                         gen_id_queue.id_queue                                                                                             |    <0.001 |
|                       si_register_slice_inst                                                                                              |    <0.001 |
|                         aw_pipe                                                                                                           |    <0.001 |
|               s04_couplers                                                                                                                |     0.015 |
|                 auto_pc                                                                                                                   |     0.000 |
|                   inst                                                                                                                    |     0.000 |
|                 auto_us_df                                                                                                                |     0.015 |
|                   inst                                                                                                                    |     0.015 |
|                     gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                         |     0.015 |
|                       USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                               |     0.008 |
|                         dw_fifogen_ar                                                                                                     |     0.001 |
|                           inst_fifo_gen                                                                                                   |     0.001 |
|                             gaxi_full_lite.gread_ch.grach2.axi_rach                                                                       |     0.001 |
|                               grf.rf                                                                                                      |     0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_60                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         dw_fifogen_rresp                                                                                                  |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                     c2                                                                                                    |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                     c0                                                                                                    |    <0.001 |
|                                     c1                                                                                                    |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                         m_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_20                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                         s_cmd_fifo                                                                                                        |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gconvfifo.rf                                                                                                  |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_28                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                       USE_READ.read_addr_inst                                                                                             |    <0.001 |
|                       USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                             |     0.006 |
|                         dw_fifogen_aw                                                                                                     |    <0.001 |
|                           inst_fifo_gen                                                                                                   |    <0.001 |
|                             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                      |    <0.001 |
|                               grf.rf                                                                                                      |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                  |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                       |    <0.001 |
|                                   grss.rsts                                                                                               |    <0.001 |
|                                   rpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                  |    <0.001 |
|                                   gwss.wsts                                                                                               |    <0.001 |
|                                   wpntr                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                     |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                           |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                      |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_60_64                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                     |    <0.001 |
|                                 rstblk                                                                                                    |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                |    <0.001 |
|                         s_aw_reg                                                                                                          |    <0.001 |
|                           aw_pipe                                                                                                         |    <0.001 |
|                         w_buffer                                                                                                          |     0.003 |
|                           inst_blk_mem_gen                                                                                                |     0.003 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                          |     0.003 |
|                               valid.cstr                                                                                                  |     0.003 |
|                                 ramloop[0].ram.r                                                                                          |     0.001 |
|                                   prim_noinit.ram                                                                                         |     0.001 |
|                                 ramloop[1].ram.r                                                                                          |     0.001 |
|                                   prim_noinit.ram                                                                                         |     0.001 |
|                       USE_WRITE.write_addr_inst                                                                                           |    <0.001 |
|                       si_register_slice_inst                                                                                              |    <0.001 |
|                         ar_pipe                                                                                                           |    <0.001 |
|                         aw_pipe                                                                                                           |    <0.001 |
|               xbar                                                                                                                        |     0.004 |
|                 inst                                                                                                                      |     0.004 |
|                   gen_samd.crossbar_samd                                                                                                  |     0.004 |
|                     addr_arbiter_ar                                                                                                       |    <0.001 |
|                       gen_arbiter.mux_mesg                                                                                                |    <0.001 |
|                     addr_arbiter_aw                                                                                                       |    <0.001 |
|                       gen_arbiter.mux_mesg                                                                                                |    <0.001 |
|                     gen_decerr_slave.decerr_slave_inst                                                                                    |    <0.001 |
|                     gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                          |    <0.001 |
|                       gen_wmux.mux_w                                                                                                      |    <0.001 |
|                       gen_wmux.wmux_aw_fifo                                                                                               |    <0.001 |
|                         gen_srls[0].gen_rep[0].srl_nx1                                                                                    |    <0.001 |
|                         gen_srls[0].gen_rep[1].srl_nx1                                                                                    |    <0.001 |
|                         gen_srls[0].gen_rep[2].srl_nx1                                                                                    |    <0.001 |
|                     gen_master_slots[0].reg_slice_mi                                                                                      |     0.002 |
|                       b_pipe                                                                                                              |    <0.001 |
|                       r_pipe                                                                                                              |     0.002 |
|                     gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                          |    <0.001 |
|                       gen_wmux.wmux_aw_fifo                                                                                               |    <0.001 |
|                         gen_srls[0].gen_rep[0].srl_nx1                                                                                    |    <0.001 |
|                         gen_srls[0].gen_rep[1].srl_nx1                                                                                    |    <0.001 |
|                         gen_srls[0].gen_rep[2].srl_nx1                                                                                    |    <0.001 |
|                     gen_master_slots[1].reg_slice_mi                                                                                      |    <0.001 |
|                       b_pipe                                                                                                              |    <0.001 |
|                       r_pipe                                                                                                              |    <0.001 |
|                     gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                       |    <0.001 |
|                     gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                      |    <0.001 |
|                     gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                        |    <0.001 |
|                     gen_slave_slots[1].gen_si_write.wdata_router_w                                                                        |    <0.001 |
|                       wrouter_aw_fifo                                                                                                     |    <0.001 |
|                         gen_srls[0].gen_rep[0].srl_nx1                                                                                    |    <0.001 |
|                     gen_slave_slots[2].gen_si_read.si_transactor_ar                                                                       |    <0.001 |
|                     gen_slave_slots[3].gen_si_write.si_transactor_aw                                                                      |    <0.001 |
|                     gen_slave_slots[3].gen_si_write.splitter_aw_si                                                                        |    <0.001 |
|                     gen_slave_slots[3].gen_si_write.wdata_router_w                                                                        |    <0.001 |
|                       wrouter_aw_fifo                                                                                                     |    <0.001 |
|                         gen_srls[0].gen_rep[0].srl_nx1                                                                                    |    <0.001 |
|                     gen_slave_slots[4].gen_si_read.si_transactor_ar                                                                       |    <0.001 |
|                     gen_slave_slots[4].gen_si_write.si_transactor_aw                                                                      |    <0.001 |
|                     gen_slave_slots[4].gen_si_write.splitter_aw_si                                                                        |    <0.001 |
|                     gen_slave_slots[4].gen_si_write.wdata_router_w                                                                        |    <0.001 |
|                       wrouter_aw_fifo                                                                                                     |    <0.001 |
|                         gen_srls[0].gen_rep[0].srl_nx1                                                                                    |    <0.001 |
|                     splitter_aw_mi                                                                                                        |    <0.001 |
|             mig_7series_0                                                                                                                 |     0.756 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                               |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                             |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                              |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                          |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                         |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                        |    <0.001 |
|               ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                          |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                        |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                         |    <0.001 |
|               ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                          |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                        |    <0.001 |
|               ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                         |    <0.001 |
|               u_core_mig_7series_0_0_mig                                                                                                  |     0.754 |
|                 temp_mon_enabled.u_tempmon                                                                                                |    <0.001 |
|                 u_ddr3_clk_ibuf                                                                                                           |     0.007 |
|                 u_ddr3_infrastructure                                                                                                     |     0.188 |
|                 u_iodelay_ctrl                                                                                                            |     0.002 |
|                 u_memc_ui_top_axi                                                                                                         |     0.558 |
|                   mem_intfc0                                                                                                              |     0.550 |
|                     ddr_phy_top0                                                                                                          |     0.546 |
|                       u_ddr_calib_top                                                                                                     |     0.024 |
|                         ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                       |     0.005 |
|                         ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                 |     0.005 |
|                         ddr_phy_tempmon_0                                                                                                 |     0.001 |
|                         dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                       |     0.001 |
|                         mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                         |    <0.001 |
|                         mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                     |     0.002 |
|                         u_ddr_phy_init                                                                                                    |     0.007 |
|                         u_ddr_phy_wrcal                                                                                                   |     0.002 |
|                         u_ddr_prbs_gen                                                                                                    |     0.002 |
|                       u_ddr_mc_phy_wrapper                                                                                                |     0.522 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                       |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                        |     0.009 |
|                         gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                        |     0.017 |
|                           OBUFTDS                                                                                                         |     0.003 |
|                         gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                        |     0.017 |
|                           OBUFTDS                                                                                                         |     0.003 |
|                         u_ddr_mc_phy                                                                                                      |     0.282 |
|                           ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                               |     0.108 |
|                             ddr_byte_lane_A.ddr_byte_lane_A                                                                               |     0.056 |
|                               ddr_byte_group_io                                                                                           |     0.031 |
|                               dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                               |    <0.001 |
|                                 mem_reg_0_3_0_5                                                                                           |    <0.001 |
|                                 mem_reg_0_3_12_17                                                                                         |    <0.001 |
|                                 mem_reg_0_3_18_23                                                                                         |    <0.001 |
|                                 mem_reg_0_3_24_29                                                                                         |    <0.001 |
|                                 mem_reg_0_3_30_35                                                                                         |    <0.001 |
|                                 mem_reg_0_3_36_41                                                                                         |    <0.001 |
|                                 mem_reg_0_3_42_47                                                                                         |    <0.001 |
|                                 mem_reg_0_3_48_53                                                                                         |    <0.001 |
|                                 mem_reg_0_3_54_59                                                                                         |    <0.001 |
|                                 mem_reg_0_3_60_65                                                                                         |    <0.001 |
|                                 mem_reg_0_3_6_11                                                                                          |    <0.001 |
|                                 mem_reg_0_3_72_77                                                                                         |    <0.001 |
|                                 mem_reg_0_3_78_79                                                                                         |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                           |    <0.001 |
|                                 mem_reg_0_15_0_5                                                                                          |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                        |    <0.001 |
|                                 mem_reg_0_15_18_23                                                                                        |    <0.001 |
|                                 mem_reg_0_15_24_29                                                                                        |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                        |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                        |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                        |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                        |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                        |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                        |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                        |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                         |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                        |    <0.001 |
|                                 mem_reg_0_15_78_79                                                                                        |    <0.001 |
|                           ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                               |     0.174 |
|                             ddr_byte_lane_A.ddr_byte_lane_A                                                                               |     0.054 |
|                               ddr_byte_group_io                                                                                           |     0.031 |
|                               dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                               |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                           |    <0.001 |
|                             ddr_byte_lane_B.ddr_byte_lane_B                                                                               |     0.020 |
|                               ddr_byte_group_io                                                                                           |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                           |    <0.001 |
|                             ddr_byte_lane_C.ddr_byte_lane_C                                                                               |     0.029 |
|                               ddr_byte_group_io                                                                                           |    <0.001 |
|                               ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                   |     0.009 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                           |    <0.001 |
|                                 mem_reg_0_15_0_5                                                                                          |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                        |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                        |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                        |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                        |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                        |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                        |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                        |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                        |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                         |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                        |    <0.001 |
|                             ddr_byte_lane_D.ddr_byte_lane_D                                                                               |     0.019 |
|                               ddr_byte_group_io                                                                                           |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                           |    <0.001 |
|                     mc0                                                                                                                   |     0.004 |
|                       bank_mach0                                                                                                          |     0.003 |
|                         arb_mux0                                                                                                          |    <0.001 |
|                           arb_row_col0                                                                                                    |    <0.001 |
|                             col_arb0                                                                                                      |    <0.001 |
|                             config_arb0                                                                                                   |    <0.001 |
|                             pre_4_1_1T_arb.pre_arb0                                                                                       |    <0.001 |
|                             row_arb0                                                                                                      |    <0.001 |
|                           arb_select0                                                                                                     |    <0.001 |
|                         bank_cntrl[0].bank0                                                                                               |    <0.001 |
|                           bank_compare0                                                                                                   |    <0.001 |
|                           bank_queue0                                                                                                     |    <0.001 |
|                           bank_state0                                                                                                     |    <0.001 |
|                         bank_cntrl[1].bank0                                                                                               |    <0.001 |
|                           bank_compare0                                                                                                   |    <0.001 |
|                           bank_queue0                                                                                                     |    <0.001 |
|                           bank_state0                                                                                                     |    <0.001 |
|                         bank_cntrl[2].bank0                                                                                               |    <0.001 |
|                           bank_compare0                                                                                                   |    <0.001 |
|                           bank_queue0                                                                                                     |    <0.001 |
|                           bank_state0                                                                                                     |    <0.001 |
|                         bank_cntrl[3].bank0                                                                                               |    <0.001 |
|                           bank_compare0                                                                                                   |    <0.001 |
|                           bank_queue0                                                                                                     |    <0.001 |
|                           bank_state0                                                                                                     |    <0.001 |
|                         bank_common0                                                                                                      |    <0.001 |
|                       col_mach0                                                                                                           |    <0.001 |
|                         read_fifo.fifo_ram[0].RAM32M0                                                                                     |    <0.001 |
|                         read_fifo.fifo_ram[1].RAM32M0                                                                                     |    <0.001 |
|                       rank_mach0                                                                                                          |    <0.001 |
|                         rank_cntrl[0].rank_cntrl0                                                                                         |    <0.001 |
|                         rank_common0                                                                                                      |    <0.001 |
|                           maintenance_request.maint_arb0                                                                                  |    <0.001 |
|                   u_axi_mc                                                                                                                |     0.003 |
|                     axi_mc_ar_channel_0                                                                                                   |    <0.001 |
|                       ar_cmd_fsm_0                                                                                                        |    <0.001 |
|                       axi_mc_cmd_translator_0                                                                                             |    <0.001 |
|                         axi_mc_incr_cmd_0                                                                                                 |    <0.001 |
|                         axi_mc_wrap_cmd_0                                                                                                 |    <0.001 |
|                     axi_mc_aw_channel_0                                                                                                   |    <0.001 |
|                       aw_cmd_fsm_0                                                                                                        |    <0.001 |
|                       axi_mc_cmd_translator_0                                                                                             |    <0.001 |
|                         axi_mc_incr_cmd_0                                                                                                 |    <0.001 |
|                         axi_mc_wrap_cmd_0                                                                                                 |    <0.001 |
|                     axi_mc_b_channel_0                                                                                                    |    <0.001 |
|                       bid_fifo_0                                                                                                          |    <0.001 |
|                     axi_mc_cmd_arbiter_0                                                                                                  |    <0.001 |
|                     axi_mc_r_channel_0                                                                                                    |    <0.001 |
|                       rd_data_fifo_0                                                                                                      |    <0.001 |
|                       transaction_fifo_0                                                                                                  |    <0.001 |
|                     axi_mc_w_channel_0                                                                                                    |     0.001 |
|                   u_ui_top                                                                                                                |     0.005 |
|                     ui_cmd0                                                                                                               |    <0.001 |
|                     ui_rd_data0                                                                                                           |     0.002 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                    |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                     |    <0.001 |
|                       not_strict_mode.status_ram.RAM32M0                                                                                  |    <0.001 |
|                     ui_wr_data0                                                                                                           |     0.002 |
|                       pointer_ram.rams[0].RAM32M0                                                                                         |    <0.001 |
|                       pointer_ram.rams[1].RAM32M0                                                                                         |    <0.001 |
|                       write_buffer.wr_buffer_ram[0].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[10].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[11].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[12].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[13].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[14].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[15].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[16].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[17].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[18].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[19].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[1].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[20].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[21].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[22].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[23].RAM32M0                                                                              |    <0.001 |
|                       write_buffer.wr_buffer_ram[2].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[3].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[4].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[5].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[6].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[7].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[8].RAM32M0                                                                               |    <0.001 |
|                       write_buffer.wr_buffer_ram[9].RAM32M0                                                                               |    <0.001 |
|           MCU                                                                                                                             |     0.060 |
|             mdm_1                                                                                                                         |    <0.001 |
|               U0                                                                                                                          |    <0.001 |
|                 MDM_Core_I1                                                                                                               |    <0.001 |
|                   JTAG_CONTROL_I                                                                                                          |    <0.001 |
|                     FDC_I                                                                                                                 |    <0.001 |
|                     SYNC_FDRE                                                                                                             |    <0.001 |
|                     Use_Config_SRL16E.SRL16E_1                                                                                            |    <0.001 |
|                     Use_Config_SRL16E.SRL16E_2                                                                                            |    <0.001 |
|                     Use_ID_SRL16E.SRL16E_ID_1                                                                                             |    <0.001 |
|                     Use_ID_SRL16E.SRL16E_ID_2                                                                                             |    <0.001 |
|                     Use_UART.RX_FIFO_I                                                                                                    |    <0.001 |
|                       Addr_Counters[0].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                               |    <0.001 |
|                       Addr_Counters[1].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                               |     0.000 |
|                       Addr_Counters[2].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                               |     0.000 |
|                       Addr_Counters[3].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[3].No_MuxCY.XORCY_I                                                                                   |     0.000 |
|                       FIFO_RAM[0].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[1].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[2].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[3].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[4].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[5].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[6].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[7].D16.SRL16E_I                                                                                            |    <0.001 |
|                     Use_UART.TX_FIFO_I                                                                                                    |    <0.001 |
|                       Addr_Counters[0].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                               |    <0.001 |
|                       Addr_Counters[1].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                               |     0.000 |
|                       Addr_Counters[2].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                               |     0.000 |
|                       Addr_Counters[3].FDRE_I                                                                                             |    <0.001 |
|                       Addr_Counters[3].No_MuxCY.XORCY_I                                                                                   |     0.000 |
|                       FIFO_RAM[0].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[1].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[2].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[3].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[4].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[5].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[6].D16.SRL16E_I                                                                                            |    <0.001 |
|                       FIFO_RAM[7].D16.SRL16E_I                                                                                            |    <0.001 |
|                 No_Dbg_Reg_Access.BUFG_DRCK                                                                                               |    <0.001 |
|                 Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                              |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                                                      |    <0.001 |
|                     I_DECODER                                                                                                             |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                 Use_E2.BSCAN_I                                                                                                            |    <0.001 |
|             microblaze_0                                                                                                                  |     0.034 |
|               U0                                                                                                                          |     0.034 |
|                 MicroBlaze_Core_I                                                                                                         |     0.034 |
|                   Performance.Core                                                                                                        |     0.034 |
|                     Data_Flow_I                                                                                                           |     0.025 |
|                       ALU_I                                                                                                               |     0.006 |
|                         Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Last_Bit.I_ALU_LUT_2                                                                                            |    <0.001 |
|                           Last_Bit.I_ALU_LUT_V5                                                                                           |    <0.001 |
|                           Last_Bit.MULT_AND_I                                                                                             |    <0.001 |
|                           Last_Bit.MUXCY_XOR_I                                                                                            |     0.000 |
|                         Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                |     0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.001 |
|                         Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                |     0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.001 |
|                         Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                |     0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.001 |
|                         Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                |     0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.001 |
|                         Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |    <0.001 |
|                         Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                         Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                 |    <0.001 |
|                           Not_Last_Bit.I_ALU_LUT_V5                                                                                       |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Not_Last_Bit.MUXCY_XOR_I                                                                                        |     0.000 |
|                       Barrel_Shifter_I                                                                                                    |     0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                                |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                                 |    <0.001 |
|                         Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                                 |    <0.001 |
|                       Byte_Doublet_Handle_gti_I                                                                                           |     0.001 |
|                       Data_Flow_Logic_I                                                                                                   |    <0.001 |
|                         Gen_Bits[0].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[10].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[11].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[12].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[13].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[14].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[15].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[16].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[17].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[18].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[19].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[1].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[20].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[21].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[22].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[23].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[24].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[25].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[26].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[27].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[28].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[29].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[2].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[30].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[31].MEM_EX_Result_Inst                                                                                   |    <0.001 |
|                         Gen_Bits[3].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[4].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[5].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[6].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[7].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[8].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                         Gen_Bits[9].MEM_EX_Result_Inst                                                                                    |    <0.001 |
|                       FPU_I                                                                                                               |     0.009 |
|                         Use_FPU.FPU_ADDSUB_I                                                                                              |     0.004 |
|                         Use_FPU.FPU_DIV_I                                                                                                 |    <0.001 |
|                         Use_FPU.FPU_MUL_I                                                                                                 |     0.002 |
|                           Use_DSP48E1.dsp_module_lower                                                                                    |    <0.001 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                      |    <0.001 |
|                           Use_DSP48E1.dsp_module_upper                                                                                    |     0.002 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                      |     0.002 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                                 |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                                       |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                                     |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                                      |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                                      |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                                  |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                                        |    <0.001 |
|                         Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                                      |     0.000 |
|                         Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                                          |    <0.001 |
|                         Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                                          |    <0.001 |
|                         Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                                          |    <0.001 |
|                         Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                                                |    <0.001 |
|                         Use_FPU.ex_Exp_Equal_2                                                                                            |    <0.001 |
|                           The_Compare[0].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[1].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[2].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                         Use_FPU.ex_Exp_Mant_Equal_2                                                                                       |    <0.001 |
|                           The_Compare[0].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[1].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[2].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[3].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[4].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[5].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[6].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[7].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                         Use_FPU.ex_MantA_Zero_2                                                                                           |    <0.001 |
|                           The_Compare[0].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[1].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[2].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[3].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[4].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[5].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                         Use_FPU.ex_MantB_Zero_2                                                                                           |    <0.001 |
|                           The_Compare[0].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[1].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                           The_Compare[2].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[3].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[4].carry_and_I1                                                                                     |     0.000 |
|                             MUXCY_I                                                                                                       |     0.000 |
|                           The_Compare[5].carry_and_I1                                                                                     |    <0.001 |
|                             MUXCY_I                                                                                                       |    <0.001 |
|                       MUL_Unit_I                                                                                                          |     0.002 |
|                         Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                       |    <0.001 |
|                           Using_DSP48E1.DSP48E1_I1                                                                                        |    <0.001 |
|                         Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                       |     0.001 |
|                           Using_DSP48E1.DSP48E1_I1                                                                                        |     0.001 |
|                         Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                |    <0.001 |
|                           Using_DSP48E1.DSP48E1_I1                                                                                        |    <0.001 |
|                       Operand_Select_I                                                                                                    |     0.002 |
|                         Gen_Bit[0].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[10].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[11].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[12].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[13].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[14].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[15].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[16].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[17].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[18].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[19].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[1].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[20].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[21].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[22].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[23].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[24].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[25].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[26].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[27].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[28].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[29].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[2].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[30].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[31].MUXF7_I1                                                                                              |    <0.001 |
|                         Gen_Bit[3].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[4].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[5].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[6].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[7].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[8].MUXF7_I1                                                                                               |    <0.001 |
|                         Gen_Bit[9].MUXF7_I1                                                                                               |    <0.001 |
|                       Register_File_I                                                                                                     |    <0.001 |
|                         Using_LUT6.All_RAM32M[0].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[10].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[11].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[12].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[13].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[14].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[15].ram32m_i                                                                                |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[1].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[2].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[3].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[4].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[5].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[6].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[7].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[8].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_LUT6.All_RAM32M[9].ram32m_i                                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                       Shift_Logic_Module_I                                                                                                |     0.000 |
|                       Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                 |    <0.001 |
|                       Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                   |     0.000 |
|                       Using_DAXI_ALU_Carry.direct_lut_INST                                                                                |     0.000 |
|                       Using_Stack_Protection.stack_protection_I                                                                           |    <0.001 |
|                       Zero_Detect_I                                                                                                       |    <0.001 |
|                         Part_Of_Zero_Carry_Start                                                                                          |    <0.001 |
|                         Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                           |     0.000 |
|                         Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                           |    <0.001 |
|                       exception_registers_I1                                                                                              |     0.002 |
|                         CarryIn_MUXCY                                                                                                     |    <0.001 |
|                         Use_LUT6.Mux_Inxt                                                                                                 |    <0.001 |
|                           Mux_Loop[0].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[10].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[11].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[12].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[13].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[14].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[15].I_MUX_LUT6                                                                                         |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[1].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[2].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[3].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[4].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[5].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[6].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[7].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[8].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                           Mux_Loop[9].I_MUX_LUT6                                                                                          |    <0.001 |
|                             Using_FPGA.Native                                                                                             |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                      |     0.000 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                      |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                      |     0.000 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                      |     0.000 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                      |     0.000 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                                        |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                                         |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                     |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                       |    <0.001 |
|                         Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                                         |    <0.001 |
|                       msr_reg_i                                                                                                           |    <0.001 |
|                         MEM_MSR_Bits[22].Using_FDR.MSR_I                                                                                  |    <0.001 |
|                         MEM_MSR_Bits[23].Using_FDR.MSR_I                                                                                  |    <0.001 |
|                         MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                  |    <0.001 |
|                         MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                  |    <0.001 |
|                         MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                  |    <0.001 |
|                         OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                             |    <0.001 |
|                         OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                                             |    <0.001 |
|                     Decode_I                                                                                                              |     0.007 |
|                       PC_Module_I                                                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                          |    <0.001 |
|                         Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                                 |    <0.001 |
|                         Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                                |    <0.001 |
|                         Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                                |    <0.001 |
|                         Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                                |    <0.001 |
|                         Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                                |    <0.001 |
|                         Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                                |    <0.001 |
|                         Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                                |     0.000 |
|                         Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                                 |    <0.001 |
|                         Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                                 |     0.000 |
|                         Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                                 |    <0.001 |
|                         Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                                 |     0.000 |
|                       PreFetch_Buffer_I1                                                                                                  |     0.001 |
|                         Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                |    <0.001 |
|                         Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                            |    <0.001 |
|                         Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                |    <0.001 |
|                         Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                            |    <0.001 |
|                         Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                |    <0.001 |
|                         Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                            |    <0.001 |
|                         Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                |    <0.001 |
|                         Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                            |    <0.001 |
|                         Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                   |    <0.001 |
|                         Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                               |    <0.001 |
|                         Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                        |    <0.001 |
|                         Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                      |    <0.001 |
|                         Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                         |    <0.001 |
|                         Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                       |    <0.001 |
|                         Last_Sel_DFF                                                                                                      |    <0.001 |
|                         Mux_Select_Empty_LUT6                                                                                             |    <0.001 |
|                         Mux_Select_OF_Valid_LUT6                                                                                          |    <0.001 |
|                         OF_Valid_DFF                                                                                                      |    <0.001 |
|                       Use_MuxCy[10].OF_Piperun_Stage                                                                                      |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       Use_MuxCy[11].OF_Piperun_Stage                                                                                      |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       Use_MuxCy[1].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Use_MuxCy[2].OF_Piperun_Stage                                                                                       |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       Use_MuxCy[3].OF_Piperun_Stage                                                                                       |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       Use_MuxCy[4].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Use_MuxCy[5].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Use_MuxCy[6].OF_Piperun_Stage                                                                                       |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       Use_MuxCy[7].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Use_MuxCy[8].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Use_MuxCy[9].OF_Piperun_Stage                                                                                       |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                          |    <0.001 |
|                       Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                                          |    <0.001 |
|                       Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                          |    <0.001 |
|                       Using_FPGA_2.ex_byte_access_i_Inst                                                                                  |    <0.001 |
|                       Using_FPGA_2.ex_doublet_access_i_Inst                                                                               |    <0.001 |
|                       Using_FPGA_2.ex_is_load_instr_Inst                                                                                  |    <0.001 |
|                       Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                   |    <0.001 |
|                       Using_FPGA_2.ex_is_swx_instr_Inst                                                                                   |    <0.001 |
|                       Using_FPGA_2.ex_load_store_instr_Inst                                                                               |    <0.001 |
|                       Using_FPGA_2.ex_reverse_mem_access_inst                                                                             |    <0.001 |
|                       Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                            |    <0.001 |
|                       Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                             |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                    |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                   |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                   |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                   |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                   |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                   |    <0.001 |
|                       Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                   |    <0.001 |
|                       Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                    |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       if_pc_incr_carry_and_0                                                                                              |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       if_pc_incr_carry_and_3                                                                                              |     0.000 |
|                         MUXCY_I                                                                                                           |     0.000 |
|                       jump_logic_I1                                                                                                       |     0.003 |
|                         MUXCY_JUMP_CARRY                                                                                                  |    <0.001 |
|                         MUXCY_JUMP_CARRY2                                                                                                 |    <0.001 |
|                         MUXCY_JUMP_CARRY3                                                                                                 |    <0.001 |
|                         MUXCY_JUMP_CARRY4                                                                                                 |    <0.001 |
|                         MUXCY_JUMP_CARRY5                                                                                                 |     0.000 |
|                         MUXCY_JUMP_CARRY6                                                                                                 |     0.003 |
|                       mem_PipeRun_carry_and                                                                                               |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                       mem_wait_on_ready_N_carry_or                                                                                        |    <0.001 |
|                         MUXCY_I                                                                                                           |    <0.001 |
|                     Use_DBUS.DAXI_Interface_I1                                                                                            |    <0.001 |
|                     Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                              |    <0.001 |
|                     Use_Debug_Logic.Master_Core.Debug_Perf                                                                                |     0.001 |
|                       Serial_Dbg_Intf.SRL16E_1                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.SRL16E_2                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.SRL16E_3                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.SRL16E_4                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.SRL16E_7                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.SRL16E_8                                                                                            |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                               |    <0.001 |
|                       Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                    |    <0.001 |
|                       Serial_Dbg_Intf.sync_dbg_hit                                                                                        |    <0.001 |
|                         sync_bits[0].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[1].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[2].sync_bit                                                                                             |    <0.001 |
|                       Serial_Dbg_Intf.sync_running_clock                                                                                  |    <0.001 |
|                       Serial_Dbg_Intf.sync_sample                                                                                         |    <0.001 |
|                         sync_bits[0].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[1].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[2].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[3].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[4].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[5].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[6].sync_bit                                                                                             |    <0.001 |
|                         sync_bits[9].sync_bit                                                                                             |    <0.001 |
|                       Serial_Dbg_Intf.sync_sleep                                                                                          |    <0.001 |
|                       Serial_Dbg_Intf.sync_stack_violation_occurence                                                                      |    <0.001 |
|                       Serial_Dbg_Intf.sync_stop_CPU                                                                                       |    <0.001 |
|                       Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                |    <0.001 |
|                         Compare[0].MUXCY_I                                                                                                |    <0.001 |
|                         Compare[0].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[1].MUXCY_I                                                                                                |     0.000 |
|                         Compare[1].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[2].MUXCY_I                                                                                                |     0.000 |
|                         Compare[2].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[3].MUXCY_I                                                                                                |     0.000 |
|                         Compare[3].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[4].MUXCY_I                                                                                                |    <0.001 |
|                         Compare[4].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[5].MUXCY_I                                                                                                |     0.000 |
|                         Compare[5].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[6].MUXCY_I                                                                                                |     0.000 |
|                         Compare[6].SRLC16E_I                                                                                              |    <0.001 |
|                         Compare[7].MUXCY_I                                                                                                |     0.000 |
|                         Compare[7].SRLC16E_I                                                                                              |    <0.001 |
|                         The_First_BreakPoints.MUXCY_Post                                                                                  |    <0.001 |
|                       Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2                          |    <0.001 |
|                         Addr_Compare[0].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[0].MUXCY_1                                                                                           |    <0.001 |
|                         Addr_Compare[1].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[1].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[2].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[2].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[3].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[3].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[4].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[4].MUXCY_1                                                                                           |    <0.001 |
|                         Addr_Compare[5].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[5].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[6].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[6].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[7].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[7].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[0].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[0].MUXCY_1                                                                                           |    <0.001 |
|                         Data_Compare[1].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[1].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[2].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[2].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[3].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[3].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[4].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[4].MUXCY_1                                                                                           |    <0.001 |
|                         Data_Compare[5].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[5].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[6].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[6].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[7].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[7].MUXCY_1                                                                                           |     0.000 |
|                       Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1                          |    <0.001 |
|                         Addr_Compare[0].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[0].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[1].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[1].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[2].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[2].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[3].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[3].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[4].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[4].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[5].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[5].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[6].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[6].MUXCY_1                                                                                           |     0.000 |
|                         Addr_Compare[7].Addr_SRLC16E_I                                                                                    |    <0.001 |
|                         Addr_Compare[7].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[0].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[0].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[1].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[1].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[2].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[2].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[3].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[3].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[4].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[4].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[5].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[5].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[6].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[6].MUXCY_1                                                                                           |     0.000 |
|                         Data_Compare[7].Data_SRLC16E_I                                                                                    |    <0.001 |
|                         Data_Compare[7].MUXCY_1                                                                                           |    <0.001 |
|                       sync_trig_out_0                                                                                                     |    <0.001 |
|                     instr_mux_I                                                                                                           |    <0.001 |
|                       Mux_LD.LD_inst                                                                                                      |    <0.001 |
|                         Mux_Loop[0].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[10].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[11].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[12].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[13].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[14].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[15].I_MUX_LUT6                                                                                           |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[1].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[2].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[3].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[4].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[5].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[6].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[7].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[8].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                         Mux_Loop[9].I_MUX_LUT6                                                                                            |    <0.001 |
|                           Using_FPGA.Native                                                                                               |    <0.001 |
|                     mem_databus_ready_sel_carry_or                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                                             |    <0.001 |
|                     read_data_mux_I                                                                                                       |    <0.001 |
|                   Reset_DFF                                                                                                               |    <0.001 |
|             microblaze_0_axi_intc                                                                                                         |     0.001 |
|               U0                                                                                                                          |     0.001 |
|                 AXI_LITE_IPIF_I                                                                                                           |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                                                      |    <0.001 |
|                     I_DECODER                                                                                                             |    <0.001 |
|                 INTC_CORE_I                                                                                                               |    <0.001 |
|                   IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                              |    <0.001 |
|                     ram_reg_0_15_0_0                                                                                                      |    <0.001 |
|                     ram_reg_0_15_10_10                                                                                                    |    <0.001 |
|                     ram_reg_0_15_11_11                                                                                                    |    <0.001 |
|                     ram_reg_0_15_12_12                                                                                                    |    <0.001 |
|                     ram_reg_0_15_13_13                                                                                                    |    <0.001 |
|                     ram_reg_0_15_14_14                                                                                                    |    <0.001 |
|                     ram_reg_0_15_15_15                                                                                                    |    <0.001 |
|                     ram_reg_0_15_16_16                                                                                                    |    <0.001 |
|                     ram_reg_0_15_17_17                                                                                                    |    <0.001 |
|                     ram_reg_0_15_18_18                                                                                                    |    <0.001 |
|                     ram_reg_0_15_19_19                                                                                                    |    <0.001 |
|                     ram_reg_0_15_1_1                                                                                                      |    <0.001 |
|                     ram_reg_0_15_20_20                                                                                                    |    <0.001 |
|                     ram_reg_0_15_21_21                                                                                                    |    <0.001 |
|                     ram_reg_0_15_22_22                                                                                                    |    <0.001 |
|                     ram_reg_0_15_23_23                                                                                                    |    <0.001 |
|                     ram_reg_0_15_24_24                                                                                                    |    <0.001 |
|                     ram_reg_0_15_25_25                                                                                                    |    <0.001 |
|                     ram_reg_0_15_26_26                                                                                                    |    <0.001 |
|                     ram_reg_0_15_27_27                                                                                                    |    <0.001 |
|                     ram_reg_0_15_28_28                                                                                                    |    <0.001 |
|                     ram_reg_0_15_29_29                                                                                                    |    <0.001 |
|                     ram_reg_0_15_2_2                                                                                                      |    <0.001 |
|                     ram_reg_0_15_30_30                                                                                                    |    <0.001 |
|                     ram_reg_0_15_31_31                                                                                                    |    <0.001 |
|                     ram_reg_0_15_3_3                                                                                                      |    <0.001 |
|                     ram_reg_0_15_4_4                                                                                                      |    <0.001 |
|                     ram_reg_0_15_5_5                                                                                                      |    <0.001 |
|                     ram_reg_0_15_6_6                                                                                                      |    <0.001 |
|                     ram_reg_0_15_7_7                                                                                                      |    <0.001 |
|                     ram_reg_0_15_8_8                                                                                                      |    <0.001 |
|                     ram_reg_0_15_9_9                                                                                                      |    <0.001 |
|             microblaze_0_local_memory                                                                                                     |     0.024 |
|               dlmb_bram_if_cntlr                                                                                                          |    <0.001 |
|                 U0                                                                                                                        |    <0.001 |
|               dlmb_v10                                                                                                                    |     0.000 |
|                 U0                                                                                                                        |     0.000 |
|               ilmb_bram_if_cntlr                                                                                                          |    <0.001 |
|                 U0                                                                                                                        |    <0.001 |
|               ilmb_v10                                                                                                                    |     0.000 |
|                 U0                                                                                                                        |     0.000 |
|               lmb_bram                                                                                                                    |     0.024 |
|                 U0                                                                                                                        |     0.024 |
|                   inst_blk_mem_gen                                                                                                        |     0.024 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                 |     0.024 |
|                       valid.cstr                                                                                                          |     0.024 |
|                         ramloop[0].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[10].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[11].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[12].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[13].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[14].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[15].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[16].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[17].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[18].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[19].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[1].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[20].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[21].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[22].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[23].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[24].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[25].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[26].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[27].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[28].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[29].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[2].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[30].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[31].ram.r                                                                                                 |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[3].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[4].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[5].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[6].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[7].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[8].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|                         ramloop[9].ram.r                                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                                 |    <0.001 |
|           axi_gpio_0                                                                                                                      |    <0.001 |
|             U0                                                                                                                            |    <0.001 |
|               AXI_LITE_IPIF_I                                                                                                             |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                        |    <0.001 |
|                   I_DECODER                                                                                                               |    <0.001 |
|               gpio_core_1                                                                                                                 |    <0.001 |
|           axi_quad_spi_0                                                                                                                  |     0.003 |
|             U0                                                                                                                            |     0.003 |
|               NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                               |     0.003 |
|                 QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                        |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                                                      |    <0.001 |
|                     I_DECODER                                                                                                             |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                      |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                      |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                      |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                      |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                      |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                       MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       |    <0.001 |
|                 QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                  |     0.003 |
|                   CONTROL_REG_I                                                                                                           |    <0.001 |
|                   FIFO_EXISTS.CLK_CROSS_I                                                                                                 |    <0.001 |
|                     LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                                                   |    <0.001 |
|                     LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                                                               |    <0.001 |
|                     LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                                                               |    <0.001 |
|                     LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                                                               |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                                                               |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                                                         |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                                                              |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                                                              |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                                                            |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                                                        |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC                                         |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC                                         |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                                                             |    <0.001 |
|                     LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                                                         |    <0.001 |
|                     LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                                                 |    <0.001 |
|                     LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                                                         |    <0.001 |
|                     LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                                                           |    <0.001 |
|                   FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                            |    <0.001 |
|                   FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                            |    <0.001 |
|                   FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                                         |    <0.001 |
|                   FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                                           |    <0.001 |
|                   FIFO_EXISTS.RX_FIFO_II                                                                                                  |    <0.001 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                                      |    <0.001 |
|                           grf.rf                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                    |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                               gras.rsts                                                                                                   |    <0.001 |
|                               rpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                               gwas.wsts                                                                                                   |    <0.001 |
|                               wpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                                               |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                                                          |    <0.001 |
|                                 RAM_reg_0_15_6_7                                                                                          |    <0.001 |
|                             rstblk                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                    |    <0.001 |
|                   FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                        |    <0.001 |
|                   FIFO_EXISTS.TX_FIFO_II                                                                                                  |    <0.001 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                                      |    <0.001 |
|                           grf.rf                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                    |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                        |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                               gras.rsts                                                                                                   |    <0.001 |
|                               rpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                               gwas.wsts                                                                                                   |    <0.001 |
|                               wpntr                                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                                               |    <0.001 |
|                                 RAM_reg_0_15_0_5                                                                                          |    <0.001 |
|                                 RAM_reg_0_15_6_7                                                                                          |    <0.001 |
|                             rstblk                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                    |    <0.001 |
|                   INTERRUPT_CONTROL_I                                                                                                     |    <0.001 |
|                   LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                                          |    <0.001 |
|                   LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                                              |    <0.001 |
|                     QSPI_LOOK_UP_MODE_2_MEMORY_2.dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I                       |    <0.001 |
|                       synth_options.dist_mem_inst                                                                                         |    <0.001 |
|                         gen_rom.rom_inst                                                                                                  |    <0.001 |
|                   LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                                            |    <0.001 |
|                   RESET_SYNC_AXI_SPI_CLK_INST                                                                                             |    <0.001 |
|                   SOFT_RESET_I                                                                                                            |    <0.001 |
|                   STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                                           |    <0.001 |
|           axi_timer_0                                                                                                                     |     0.002 |
|             U0                                                                                                                            |     0.002 |
|               AXI4_LITE_I                                                                                                                 |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                        |    <0.001 |
|                   I_DECODER                                                                                                               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |    <0.001 |
|               TC_CORE_I                                                                                                                   |     0.002 |
|                 COUNTER_0_I                                                                                                               |    <0.001 |
|                   COUNTER_I                                                                                                               |    <0.001 |
|                 GEN_SECOND_TIMER.COUNTER_1_I                                                                                              |    <0.001 |
|                   COUNTER_I                                                                                                               |    <0.001 |
|                 READ_MUX_I                                                                                                                |     0.000 |
|                 TIMER_CONTROL_I                                                                                                           |    <0.001 |
|                   INPUT_DOUBLE_REGS3                                                                                                      |    <0.001 |
|           axi_uart_storage                                                                                                                |     0.002 |
|             U0                                                                                                                            |     0.002 |
|               AXI_LITE_IPIF_I                                                                                                             |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                        |    <0.001 |
|                   I_DECODER                                                                                                               |    <0.001 |
|               XUART_I_1                                                                                                                   |     0.002 |
|                 IPIC_IF_I_1                                                                                                               |    <0.001 |
|                 UART16550_I_1                                                                                                             |     0.002 |
|                   GENERATING_FIFOS.rx_fifo_block_1                                                                                        |    <0.001 |
|                     rx_fifo_control_1                                                                                                     |    <0.001 |
|                     srl_fifo_rbu_f_i1                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                   GENERATING_FIFOS.tx_fifo_block_1                                                                                        |    <0.001 |
|                     srl_fifo_rbu_f_i1                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                   rx16550_1                                                                                                               |    <0.001 |
|                   tx16550_1                                                                                                               |    <0.001 |
|                   xuart_tx_load_sm_1                                                                                                      |    <0.001 |
|           clk_wiz_0                                                                                                                       |     0.098 |
|             inst                                                                                                                          |     0.098 |
|           clk_wiz_1                                                                                                                       |     0.109 |
|             inst                                                                                                                          |     0.109 |
|           fpga_comm_uart                                                                                                                  |     0.002 |
|             U0                                                                                                                            |     0.002 |
|               AXI_LITE_IPIF_I                                                                                                             |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                        |    <0.001 |
|                   I_DECODER                                                                                                               |    <0.001 |
|               XUART_I_1                                                                                                                   |     0.002 |
|                 IPIC_IF_I_1                                                                                                               |    <0.001 |
|                 UART16550_I_1                                                                                                             |     0.002 |
|                   GENERATING_FIFOS.rx_fifo_block_1                                                                                        |    <0.001 |
|                     rx_fifo_control_1                                                                                                     |    <0.001 |
|                     srl_fifo_rbu_f_i1                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                   GENERATING_FIFOS.tx_fifo_block_1                                                                                        |    <0.001 |
|                     srl_fifo_rbu_f_i1                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                   rx16550_1                                                                                                               |    <0.001 |
|                   tx16550_1                                                                                                               |    <0.001 |
|                   xuart_tx_load_sm_1                                                                                                      |    <0.001 |
|           gnd                                                                                                                             |     0.000 |
|           microblaze_0_axi_periph                                                                                                         |     0.003 |
|             xbar                                                                                                                          |     0.003 |
|               inst                                                                                                                        |     0.003 |
|                 gen_sasd.crossbar_sasd_0                                                                                                  |     0.003 |
|                   addr_arbiter_inst                                                                                                       |     0.002 |
|                   gen_decerr.decerr_slave_inst                                                                                            |    <0.001 |
|                   reg_slice_r                                                                                                             |    <0.001 |
|                   splitter_ar                                                                                                             |    <0.001 |
|                   splitter_aw                                                                                                             |    <0.001 |
|           microblaze_0_xlconcat                                                                                                           |     0.000 |
|           proc_sys_reset_1                                                                                                                |    <0.001 |
|             U0                                                                                                                            |    <0.001 |
|               EXT_LPF                                                                                                                     |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                 |    <0.001 |
|               SEQ                                                                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                                                                               |    <0.001 |
|           xadc_wiz_0                                                                                                                      |     0.004 |
|             U0                                                                                                                            |     0.004 |
|               AXI_LITE_IPIF_I                                                                                                             |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                        |    <0.001 |
|                   I_DECODER                                                                                                               |    <0.001 |
|               AXI_XADC_CORE_I                                                                                                             |     0.003 |
|                 Inst_drp_arbiter                                                                                                          |    <0.001 |
|                 temperature_update_inst                                                                                                   |    <0.001 |
|               INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                                        |    <0.001 |
|               SOFT_RESET_I                                                                                                                |    <0.001 |
|         qspi_prom_io0_iobuf                                                                                                               |    <0.001 |
|         qspi_prom_io1_iobuf                                                                                                               |    <0.001 |
|         qspi_prom_io2_iobuf                                                                                                               |    <0.001 |
|         qspi_prom_io3_iobuf                                                                                                               |    <0.001 |
|         qspi_prom_ss_iobuf_0                                                                                                              |     0.000 |
|     MGT                                                                                                                                   |     0.444 |
|       MGTS                                                                                                                                |     0.437 |
|         DATA                                                                                                                              |     0.319 |
|           inst                                                                                                                            |     0.319 |
|             aurora_lane_0_i                                                                                                               |     0.001 |
|               err_detect_i                                                                                                                |    <0.001 |
|               lane_init_sm_i                                                                                                              |    <0.001 |
|                 u_cdc_rxlossofsync_in                                                                                                     |    <0.001 |
|               sym_dec_i                                                                                                                   |    <0.001 |
|               sym_gen_i                                                                                                                   |    <0.001 |
|             core_reset_logic_i                                                                                                            |    <0.001 |
|               u_link_rst_sync                                                                                                             |    <0.001 |
|               u_pd_sync                                                                                                                   |    <0.001 |
|               u_rst_done_sync                                                                                                             |    <0.001 |
|             data_mgt_wrapper_i                                                                                                            |     0.315 |
|               block_sync_sm_gtx0_i                                                                                                        |    <0.001 |
|               cbcc_gtx0_i                                                                                                                 |     0.003 |
|                 u_cdc_rxlossofsync_in                                                                                                     |    <0.001 |
|                 u_cdc_wr_err_rd_clk                                                                                                       |    <0.001 |
|                 u_rst_sync_btf_sync                                                                                                       |    <0.001 |
|               common_logic_cbcc_i                                                                                                         |    <0.001 |
|               common_reset_cbcc_i                                                                                                         |    <0.001 |
|                 u_cdc_chan_bond_reset                                                                                                     |    <0.001 |
|                 u_rst_sync_cbcc_fifo_reset_rd_clk                                                                                         |    <0.001 |
|                 u_rst_sync_cbcc_only_reset_rd_clk                                                                                         |    <0.001 |
|                 u_rst_sync_fifo_reset_user_clk                                                                                            |    <0.001 |
|                 u_rst_sync_r_sync3                                                                                                        |    <0.001 |
|                 u_rst_sync_reset_rd_clk                                                                                                   |    <0.001 |
|                 u_rst_sync_reset_to_fifo_rd_clk                                                                                           |    <0.001 |
|                 u_rst_sync_reset_to_fifo_wr_clk                                                                                           |    <0.001 |
|                 u_rst_sync_reset_wr_clk                                                                                                   |    <0.001 |
|                 u_rst_sync_rst_cbcc_rd_clk                                                                                                |    <0.001 |
|               data_mgt_multi_gt_i                                                                                                         |     0.304 |
|                 data_mgt_gtx_inst                                                                                                         |     0.304 |
|               descrambler_64b66b_gtx0_i                                                                                                   |    <0.001 |
|               rxresetfsm_i                                                                                                                |    <0.001 |
|                 u_rst_sync_mmcm_lock                                                                                                      |    <0.001 |
|                 u_rst_sync_plllock                                                                                                        |    <0.001 |
|                 u_rst_sync_run_phase_align                                                                                                |    <0.001 |
|                 u_rst_sync_rx_fsm_reset_done                                                                                              |    <0.001 |
|                 u_rst_sync_rx_reset                                                                                                       |    <0.001 |
|                 u_rst_sync_rxresetdone                                                                                                    |    <0.001 |
|                 u_rst_sync_system_reset                                                                                                   |    <0.001 |
|                 u_rst_sync_time_out_wait_bypass                                                                                           |    <0.001 |
|               scrambler_64b66b_gtx0_i                                                                                                     |     0.003 |
|               txresetfsm_i                                                                                                                |     0.001 |
|                 u_rst_sync_plllock                                                                                                        |    <0.001 |
|                 u_rst_sync_run_phase_align                                                                                                |    <0.001 |
|                 u_rst_sync_time_out_wait_bypass                                                                                           |    <0.001 |
|                 u_rst_sync_tx_fsm_rst_done                                                                                                |    <0.001 |
|                 u_rst_sync_tx_seq_scram_rst                                                                                               |    <0.001 |
|                 u_rst_sync_txresetdone                                                                                                    |    <0.001 |
|               u_cdc__check_polarity                                                                                                       |    <0.001 |
|               u_cdc_gt_cplllock_i                                                                                                         |    <0.001 |
|               u_cdc_rxpolarity_                                                                                                           |    <0.001 |
|               u_rst_sync_blocksyncall_initclk_sync                                                                                        |    <0.001 |
|               u_rst_sync_blocksyncprop_inrxclk_sync                                                                                       |    <0.001 |
|               u_rst_sync_fsm_resetdone                                                                                                    |    <0.001 |
|               u_rst_sync_gtx_reset_comb                                                                                                   |    <0.001 |
|               u_rst_sync_reset_initclk                                                                                                    |    <0.001 |
|               u_rst_sync_txusrclk_gtx_reset_comb                                                                                          |    <0.001 |
|             global_logic_i                                                                                                                |    <0.001 |
|               channel_bond_gen_i                                                                                                          |    <0.001 |
|               channel_err_detect_i                                                                                                        |    <0.001 |
|               channel_init_sm_i                                                                                                           |    <0.001 |
|             gt_reset_sync                                                                                                                 |    <0.001 |
|             reset_pb_sync                                                                                                                 |    <0.001 |
|             rx_ll_i                                                                                                                       |     0.001 |
|               rx_ll_datapath_i                                                                                                            |     0.001 |
|             standard_cc_module_i                                                                                                          |    <0.001 |
|             tx_ll_i                                                                                                                       |    <0.001 |
|               tx_ll_control_sm_i                                                                                                          |    <0.001 |
|               tx_ll_datapath_i                                                                                                            |    <0.001 |
|         DATA_CLOCK                                                                                                                        |     0.118 |
|           U1                                                                                                                              |     0.118 |
|         DATA_COMMON                                                                                                                       |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|         DATA_RESET_LOGIC                                                                                                                  |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|             u_rst_sync_gt                                                                                                                 |    <0.001 |
|         U3                                                                                                                                |    <0.001 |
|           core_sync                                                                                                                       |    <0.001 |
|           data_loopback_sync                                                                                                              |    <0.001 |
|           data_pwrdown_sync                                                                                                               |    <0.001 |
|           pll_sync                                                                                                                        |    <0.001 |
|           sync_resetn_inst                                                                                                                |    <0.001 |
|       U5                                                                                                                                  |    <0.001 |
|       gen_mgt_1ch.U1                                                                                                                      |     0.003 |
|         agen_wr32_rd64_d512.fwft_afifo_wr34_rd68_d512_inst                                                                                |     0.003 |
|           U0                                                                                                                              |     0.003 |
|             inst_fifo_gen                                                                                                                 |     0.003 |
|               gconvfifo.rf                                                                                                                |     0.003 |
|                 grf.rf                                                                                                                    |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].wr_stg_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     gras.rsts                                                                                                             |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwas.wsts                                                                                                             |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                       c2                                                                                                                  |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |     0.002 |
|                       inst_blk_mem_gen                                                                                                    |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |     0.002 |
|                           valid.cstr                                                                                                      |     0.002 |
|                             ramloop[0].ram.r                                                                                              |     0.002 |
|                               prim_noinit.ram                                                                                             |     0.002 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                                                              |    <0.001 |
|       gen_mgt_1ch.U3                                                                                                                      |     0.003 |
|         agen_wr32_rd64_d512.fwft_afifo_wr34_rd68_d512_inst                                                                                |     0.003 |
|           U0                                                                                                                              |     0.003 |
|             inst_fifo_gen                                                                                                                 |     0.003 |
|               gconvfifo.rf                                                                                                                |     0.003 |
|                 grf.rf                                                                                                                    |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].wr_stg_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     gras.rsts                                                                                                             |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwas.wsts                                                                                                             |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                       c2                                                                                                                  |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |     0.002 |
|                       inst_blk_mem_gen                                                                                                    |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |     0.002 |
|                           valid.cstr                                                                                                      |     0.002 |
|                             ramloop[0].ram.r                                                                                              |     0.002 |
|                               prim_noinit.ram                                                                                             |     0.002 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                                                              |    <0.001 |
|     PLEORA                                                                                                                                |     0.002 |
|       CTRL                                                                                                                                |    <0.001 |
|         U0A                                                                                                                               |    <0.001 |
|       PHY                                                                                                                                 |    <0.001 |
|         U0                                                                                                                                |    <0.001 |
|         sync_RESET_GIGE                                                                                                                   |    <0.001 |
|       SYNC                                                                                                                                |    <0.001 |
|     SDI                                                                                                                                   |     0.323 |
|       AGC_inst                                                                                                                            |     0.007 |
|         U1                                                                                                                                |    <0.001 |
|           U0                                                                                                                              |    <0.001 |
|           U0A                                                                                                                             |    <0.001 |
|           stretch_freset                                                                                                                  |    <0.001 |
|         U2                                                                                                                                |     0.002 |
|           sreset_data_gen                                                                                                                 |    <0.001 |
|           sync_clearmem                                                                                                                   |    <0.001 |
|           sync_new_config_flag                                                                                                            |    <0.001 |
|         U3                                                                                                                                |     0.004 |
|           histogram_axis_tmi_struct                                                                                                       |     0.004 |
|             axis16_histogram                                                                                                              |     0.004 |
|               addsub1                                                                                                                     |    <0.001 |
|                 comp0.core_instance0                                                                                                      |    <0.001 |
|                   U0                                                                                                                      |    <0.001 |
|                     xst_addsub                                                                                                            |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                                                          |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                            |    <0.001 |
|               d1                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d10                                                                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d11                                                                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d12                                                                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d13                                                                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d2                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d3                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d4                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d5                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d6                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d8                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               d9                                                                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                              |    <0.001 |
|                   partial_one.last_srl17e                                                                                                 |    <0.001 |
|               data_to_addr                                                                                                                |    <0.001 |
|                 mux4                                                                                                                      |    <0.001 |
|               dp_ram                                                                                                                      |     0.003 |
|                 comp0.core_instance0                                                                                                      |     0.003 |
|                   U0                                                                                                                      |     0.003 |
|                     inst_blk_mem_gen                                                                                                      |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                                                |     0.003 |
|                         valid.cstr                                                                                                        |     0.003 |
|                           ramloop[0].ram.r                                                                                                |     0.003 |
|                             prim_init.ram                                                                                                 |     0.003 |
|               histogramstate                                                                                                              |    <0.001 |
|                 clrmem_cntr                                                                                                               |    <0.001 |
|                   comp0.core_instance0                                                                                                    |    <0.001 |
|                     U0                                                                                                                    |    <0.001 |
|                       i_synth                                                                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_counter                                                                                     |    <0.001 |
|                           the_addsub                                                                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                                                                      |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                        |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                         |    <0.001 |
|                 d1                                                                                                                        |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                            |    <0.001 |
|                     partial_one.last_srl17e                                                                                               |    <0.001 |
|                 d2                                                                                                                        |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                            |    <0.001 |
|                     partial_one.last_srl17e                                                                                               |    <0.001 |
|                 logical1                                                                                                                  |    <0.001 |
|                 mux                                                                                                                       |    <0.001 |
|                 reg1                                                                                                                      |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                            |    <0.001 |
|                     partial_one.last_srl17e                                                                                               |    <0.001 |
|                 sof_gen_x1                                                                                                                |    <0.001 |
|                   register1                                                                                                               |    <0.001 |
|                     synth_reg_inst                                                                                                        |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                                                                                   |    <0.001 |
|                 timestamp_cntr                                                                                                            |    <0.001 |
|               relational                                                                                                                  |    <0.001 |
|               tmi                                                                                                                         |    <0.001 |
|                 d1                                                                                                                        |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                            |    <0.001 |
|                     partial_one.last_srl17e                                                                                               |    <0.001 |
|       BF_SYNC                                                                                                                             |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|       CMAP                                                                                                                                |     0.042 |
|         U1                                                                                                                                |     0.002 |
|           U2                                                                                                                              |    <0.001 |
|             U1                                                                                                                            |    <0.001 |
|           U5                                                                                                                              |     0.002 |
|             U1A                                                                                                                           |    <0.001 |
|             colormap                                                                                                                      |     0.002 |
|               U0                                                                                                                          |     0.002 |
|                 inst_blk_mem_gen                                                                                                          |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                                    |     0.002 |
|                     valid.cstr                                                                                                            |     0.002 |
|                       bindec_a.bindec_inst_a                                                                                              |    <0.001 |
|                       has_mux_a.A                                                                                                         |    <0.001 |
|                       ramloop[0].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|                       ramloop[1].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|                       ramloop[2].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|                       ramloop[3].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|                       ramloop[4].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|         U2                                                                                                                                |     0.040 |
|           U1                                                                                                                              |     0.002 |
|             U1                                                                                                                            |     0.002 |
|               U0                                                                                                                          |     0.002 |
|                 i_synth                                                                                                                   |     0.002 |
|                   FLT_TO_FIX_OP.SPD.OP                                                                                                    |     0.001 |
|                     ALIGN_DEL                                                                                                             |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     ALIGN_DIST_DEL                                                                                                        |    <0.001 |
|                       DEL                                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     ALIGN_SHIFT                                                                                                           |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     ALIGN_Z_D                                                                                                             |    <0.001 |
|                       EQ_ZERO                                                                                                             |    <0.001 |
|                         CARRY_ZERO_DET                                                                                                    |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                                                                                                |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     COND_DET                                                                                                              |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                        |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     DEL_SIGN                                                                                                              |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     MANT_P0_REG                                                                                                           |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     OP_STATE_P1_REG                                                                                                       |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     ROUND                                                                                                                 |    <0.001 |
|                       Q_DEL                                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     SIGN_DEL                                                                                                              |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     SIGN_P0_REG                                                                                                           |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                     ZERO_DET_DIST_DEL                                                                                                     |    <0.001 |
|                       DEL                                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|           U2                                                                                                                              |     0.005 |
|             U1                                                                                                                            |     0.005 |
|               U0                                                                                                                          |     0.005 |
|                 i_synth                                                                                                                   |     0.005 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                           |    <0.001 |
|                     fifo0                                                                                                                 |    <0.001 |
|                   MULT.OP                                                                                                                 |     0.004 |
|                     EXP                                                                                                                   |    <0.001 |
|                       COND_DET_A                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                      |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                                                      |    <0.001 |
|                           CARRY_ZERO_DET                                                                                                  |    <0.001 |
|                       COND_DET_B                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                      |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                                                      |    <0.001 |
|                           CARRY_ZERO_DET                                                                                                  |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                                                                     |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       FLOW_DEC_DEL                                                                                                        |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       IP_SIGN_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       PROD_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       SIGN_UP_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       SIG_DELAY                                                                                                           |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_DEC_DELAY                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_DELAY                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_UP_DELAY                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     MULT                                                                                                                  |     0.003 |
|                       MULT_GEN_VARIANT.FIX_MULT                                                                                           |     0.003 |
|                         MULT                                                                                                              |     0.002 |
|                           gDSP.gDSP_only.iDSP                                                                                             |     0.002 |
|                             use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0                                                   |    <0.001 |
|                         OP_REG.MANT_DEL                                                                                                   |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         OP_REG.ZERO_DET_DEL                                                                                               |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                     OP                                                                                                                    |    <0.001 |
|                     R_AND_R                                                                                                               |    <0.001 |
|                       LOGIC.R_AND_R                                                                                                       |    <0.001 |
|                         EXP_ADD.ADD                                                                                                       |    <0.001 |
|                         EXP_INC_DELAY                                                                                                     |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_IN_DELAY.EXP_IN_DEL                                                                                           |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_IN_DELAY.EXP_OFF_OP_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         LOGIC.RND1                                                                                                        |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                         LOGIC.RND2                                                                                                        |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                         MANT_RND2_DEL                                                                                                     |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         NORMALIZE_RND2_DEL                                                                                                |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         RND_BIT_GEN                                                                                                       |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                                             |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|           U3                                                                                                                              |     0.001 |
|             U1                                                                                                                            |     0.001 |
|               U0                                                                                                                          |     0.001 |
|                 i_synth                                                                                                                   |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                                                    |    <0.001 |
|                     EXP                                                                                                                   |    <0.001 |
|                       EXP_MOD_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ZERO_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                                                           |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                                               |    <0.001 |
|                       Q_DEL                                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     LZE                                                                                                                   |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[0].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[1].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                                                                       |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                                                    |    <0.001 |
|                     NORM_SHIFT                                                                                                            |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     OP                                                                                                                    |    <0.001 |
|                     ROUND                                                                                                                 |    <0.001 |
|                       LOGIC.RND1                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       LOGIC.RND2                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                     Z_C_DEL                                                                                                               |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|           U4                                                                                                                              |     0.004 |
|             U1                                                                                                                            |     0.004 |
|               U0                                                                                                                          |     0.004 |
|                 i_synth                                                                                                                   |     0.004 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                                                    |     0.003 |
|                     EXP                                                                                                                   |    <0.001 |
|                       EXP_MOD_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ZERO_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                                                           |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                                               |    <0.001 |
|                       Q_DEL                                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     LZE                                                                                                                   |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[0].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[1].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                                                                       |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                                                      |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                                                             |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       Z_C_DEL                                                                                                             |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     NORM_SHIFT                                                                                                            |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     OP                                                                                                                    |    <0.001 |
|                     ROUND                                                                                                                 |    <0.001 |
|                       LOGIC.RND1                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       LOGIC.RND2                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       RND_BIT_GEN                                                                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                                               |    <0.001 |
|                     Z_C_DEL                                                                                                               |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                           |    <0.001 |
|                     fifo0                                                                                                                 |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|           U5                                                                                                                              |     0.023 |
|             U1                                                                                                                            |     0.023 |
|               U0                                                                                                                          |     0.023 |
|                 i_synth                                                                                                                   |     0.023 |
|                   DIV_OP.SPD.OP                                                                                                           |     0.022 |
|                     EXP                                                                                                                   |    <0.001 |
|                       COND_DET_A                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                      |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       COND_DET_B                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                                                      |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL                                                                                       |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       EXP_SIG_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       FLOW_DEC_DEL                                                                                                        |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       IP_SIGN_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       PROD_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       SIGN_UP_DELAY                                                                                                       |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       SIG_DELAY                                                                                                           |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_DEC_DELAY                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_DELAY                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       STATE_UP_DELAY                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     MANT_DIV                                                                                                              |     0.021 |
|                       RT[0].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[0].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[10].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[10].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[11].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[11].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[12].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[12].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[13].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[13].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[14].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[14].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[15].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[15].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[16].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[16].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[17].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[17].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[18].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[18].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[19].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[19].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[1].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[1].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[1].Q_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[20].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[20].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[21].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[21].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[22].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[22].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[23].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[23].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[24].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[24].MANT_DEL                                                                                                     |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[24].Q_DEL                                                                                                        |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[25].ADDSUB                                                                                                       |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[25].Q_DEL                                                                                                        |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[2].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[2].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[2].Q_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[3].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[3].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[4].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[4].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[5].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[5].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[6].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[6].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[7].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[7].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[8].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[8].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       RT[9].ADDSUB                                                                                                        |    <0.001 |
|                         ADDSUB                                                                                                            |    <0.001 |
|                           Q_DEL                                                                                                           |    <0.001 |
|                             i_pipe                                                                                                        |    <0.001 |
|                       RT[9].MANT_DEL                                                                                                      |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     OP                                                                                                                    |    <0.001 |
|                     ROUND                                                                                                                 |    <0.001 |
|                       EXP_ADD.ADD                                                                                                         |    <0.001 |
|                       EXP_IN_DELAY.EXP_IN_DEL                                                                                             |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       EXP_IN_DELAY.EXP_OFF_OP_DEL                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       LOGIC.RND1                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       LOGIC.RND2                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       RND_BIT_GEN                                                                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                                               |    <0.001 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                           |    <0.001 |
|                     fifo0                                                                                                                 |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|           U6                                                                                                                              |    <0.001 |
|             U0                                                                                                                            |    <0.001 |
|           U8                                                                                                                              |     0.004 |
|             U1                                                                                                                            |     0.004 |
|               U0                                                                                                                          |     0.004 |
|                 i_synth                                                                                                                   |     0.004 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                                                    |     0.003 |
|                     EXP                                                                                                                   |    <0.001 |
|                       EXP_MOD_DEL                                                                                                         |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ZERO_DELAY                                                                                                          |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                                                           |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                                                               |    <0.001 |
|                       Q_DEL                                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     LZE                                                                                                                   |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[0].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                                                  |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[1].MUX_0                                                                                                     |    <0.001 |
|                         OP_DEL                                                                                                            |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                                                                       |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                                                      |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                                                             |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                                                                 |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       Z_C_DEL                                                                                                             |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     NORM_SHIFT                                                                                                            |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                                                               |    <0.001 |
|                         i_pipe                                                                                                            |    <0.001 |
|                     OP                                                                                                                    |    <0.001 |
|                     ROUND                                                                                                                 |    <0.001 |
|                       LOGIC.RND1                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       LOGIC.RND2                                                                                                          |    <0.001 |
|                         Q_DEL                                                                                                             |    <0.001 |
|                           i_pipe                                                                                                          |    <0.001 |
|                       RND_BIT_GEN                                                                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                                               |    <0.001 |
|                     Z_C_DEL                                                                                                               |    <0.001 |
|                       i_pipe                                                                                                              |    <0.001 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                           |    <0.001 |
|                     fifo0                                                                                                                 |    <0.001 |
|                   i_nd_to_rdy                                                                                                             |    <0.001 |
|                   need_combiner.use_2to1.skid_buffer_combiner                                                                             |    <0.001 |
|       CTRL                                                                                                                                |     0.002 |
|         inst_sync_reset                                                                                                                   |    <0.001 |
|         sync_mb_cfg                                                                                                                       |    <0.001 |
|       DM                                                                                                                                  |     0.005 |
|         fb_datamover                                                                                                                      |     0.005 |
|           U0                                                                                                                              |     0.005 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                             |     0.002 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                            |    <0.001 |
|               I_ADDR_CNTL                                                                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_CMD_STATUS                                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_MSTR_PCC                                                                                                                  |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                           |    <0.001 |
|               I_RESET                                                                                                                     |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                             |     0.003 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                       |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                  |    <0.001 |
|               GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF                                                              |    <0.001 |
|               I_ADDR_CNTL                                                                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_CMD_STATUS                                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_RESET                                                                                                                     |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                        |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                           |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                                        |    <0.001 |
|       DM_IN_FIFO                                                                                                                          |    <0.001 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                                                                                         |    <0.001 |
|           U0                                                                                                                              |    <0.001 |
|             inst_fifo_gen                                                                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                     |    <0.001 |
|                 grf.rf                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     grss.rsts                                                                                                             |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwss.wsts                                                                                                             |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |    <0.001 |
|                       inst_blk_mem_gen                                                                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |    <0.001 |
|                           valid.cstr                                                                                                      |    <0.001 |
|                             ramloop[0].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                             ramloop[1].ram.r                                                                                              |    <0.001 |
|                               prim_noinit.ram                                                                                             |    <0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|       FSM                                                                                                                                 |     0.003 |
|         fb_configvalid_sync                                                                                                               |    <0.001 |
|         fb_read_pause_sync                                                                                                                |    <0.001 |
|         fb_y_flip_sync                                                                                                                    |    <0.001 |
|         inst_sync_reset                                                                                                                   |    <0.001 |
|       GTX_FIFO                                                                                                                            |     0.007 |
|         agen_d4096.t_axi4_stream32_afifo_d4096_inst                                                                                       |     0.007 |
|           U0                                                                                                                              |     0.007 |
|             inst_fifo_gen                                                                                                                 |     0.007 |
|               gaxis_fifo.gaxisf.axisf                                                                                                     |     0.007 |
|                 grf.rf                                                                                                                    |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     gras.rsts                                                                                                             |    <0.001 |
|                       c0                                                                                                                  |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwas.wsts                                                                                                             |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                       c2                                                                                                                  |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |     0.006 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |     0.006 |
|                       inst_blk_mem_gen                                                                                                    |     0.006 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |     0.006 |
|                           valid.cstr                                                                                                      |     0.006 |
|                             ramloop[0].ram.r                                                                                              |     0.001 |
|                               prim_noinit.ram                                                                                             |     0.001 |
|                             ramloop[2].ram.r                                                                                              |     0.001 |
|                               prim_noinit.ram                                                                                             |     0.001 |
|                             ramloop[3].ram.r                                                                                              |     0.002 |
|                               prim_noinit.ram                                                                                             |     0.002 |
|                             ramloop[4].ram.r                                                                                              |     0.001 |
|                               prim_noinit.ram                                                                                             |     0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                              |    <0.001 |
|       OUTPUT_GEN                                                                                                                          |     0.026 |
|         SDI                                                                                                                               |     0.021 |
|           GTX_CTRL                                                                                                                        |     0.012 |
|             DRUBSHIFT                                                                                                                     |     0.001 |
|               I_Maskdec                                                                                                                   |    <0.001 |
|               I_control                                                                                                                   |    <0.001 |
|               Inst_data_bs                                                                                                                |    <0.001 |
|             NIDRU                                                                                                                         |     0.009 |
|               Inst_cg                                                                                                                     |     0.000 |
|               Inst_lp_filter                                                                                                              |     0.002 |
|               Inst_pd                                                                                                                     |     0.002 |
|               Inst_ss                                                                                                                     |     0.004 |
|               Inst_td                                                                                                                     |    <0.001 |
|               Inst_vco                                                                                                                    |     0.001 |
|             RX_RESET                                                                                                                      |    <0.001 |
|             SDIDRPCTRL                                                                                                                    |    <0.001 |
|             TX_RESET                                                                                                                      |    <0.001 |
|           SDIRXTX                                                                                                                         |     0.009 |
|             inst                                                                                                                          |     0.009 |
|               RSTMOD0                                                                                                                     |    <0.001 |
|               RSTMOD1                                                                                                                     |    <0.001 |
|               SDIRXTOP                                                                                                                    |     0.005 |
|                 AUTORATE                                                                                                                  |    <0.001 |
|                 BDMUX                                                                                                                     |    <0.001 |
|                 DEC                                                                                                                       |    <0.001 |
|                 FRM                                                                                                                       |     0.004 |
|               TRSG                                                                                                                        |     0.000 |
|               TXOUT                                                                                                                       |     0.002 |
|                 BITREP                                                                                                                    |     0.000 |
|                 CRC1A                                                                                                                     |    <0.001 |
|                 CRC1B                                                                                                                     |     0.000 |
|                 CRC2A                                                                                                                     |    <0.001 |
|                 CRC2B                                                                                                                     |     0.000 |
|                 EDH                                                                                                                       |     0.000 |
|                 SCRAM                                                                                                                     |     0.002 |
|                   C_scram                                                                                                                 |    <0.001 |
|                   Y_scram                                                                                                                 |     0.001 |
|               VPIDINS                                                                                                                     |    <0.001 |
|                 VPIDINS1                                                                                                                  |    <0.001 |
|                 VPIDINS2                                                                                                                  |     0.000 |
|         VIDGEN                                                                                                                            |     0.005 |
|           HORZ                                                                                                                            |    <0.001 |
|           OUTGEN                                                                                                                          |     0.003 |
|             MYXFLIPDPRAM                                                                                                                  |     0.001 |
|               U0                                                                                                                          |     0.001 |
|                 inst_blk_mem_gen                                                                                                          |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                                    |     0.001 |
|                     valid.cstr                                                                                                            |     0.001 |
|                       ramloop[0].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|                       ramloop[1].ram.r                                                                                                    |    <0.001 |
|                         prim_init.ram                                                                                                     |    <0.001 |
|           VERT                                                                                                                            |     0.001 |
|       READ_FR                                                                                                                             |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|       SCALER                                                                                                                              |     0.049 |
|         U1                                                                                                                                |     0.049 |
|           U0                                                                                                                              |     0.049 |
|             obsf1aqaweiwd                                                                                                                 |     0.041 |
|               obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521rptrl |    <0.001 |
|               obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g153a5g1d  |    <0.001 |
|               obsi1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g15205hd   |    <0.001 |
|               obsn1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521optob |    <0.001 |
|             obsi2pxgzhumx0nx01d                                                                                                           |     0.008 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na                                                                                  |     0.001 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la                                                                           |    <0.001 |
|                 obsnwpw05e20h0jx1ze0xqumoh                                                                                                |    <0.001 |
|                   obsiwpu4rgzj3df                                                                                                         |    <0.001 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m                                                                              |     0.001 |
|               obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na                                                                                  |    <0.001 |
|               obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa                                                                            |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|       SDI_GTX                                                                                                                             |     0.174 |
|         gt0_k7gtx_sdi_wrapper_i                                                                                                           |     0.174 |
|       SOF                                                                                                                                 |    <0.001 |
|         U1                                                                                                                                |    <0.001 |
|       U1                                                                                                                                  |    <0.001 |
|         REG                                                                                                                               |    <0.001 |
|           U0                                                                                                                              |    <0.001 |
|         U1                                                                                                                                |    <0.001 |
|       U2                                                                                                                                  |    <0.001 |
|         U2                                                                                                                                |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|             U1                                                                                                                            |    <0.001 |
|         U3                                                                                                                                |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|             U1                                                                                                                            |    <0.001 |
|         U4                                                                                                                                |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|             U1                                                                                                                            |    <0.001 |
|       U3                                                                                                                                  |    <0.001 |
|         r0                                                                                                                                |    <0.001 |
|       U3__0                                                                                                                               |    <0.001 |
|       U5                                                                                                                                  |    <0.001 |
|       U6                                                                                                                                  |     0.002 |
|         agen_wr64_rd16_d256.fwft_afifo_wr36_rd18_d256_inst                                                                                |     0.002 |
|           U0                                                                                                                              |     0.002 |
|             inst_fifo_gen                                                                                                                 |     0.002 |
|               gconvfifo.rf                                                                                                                |     0.002 |
|                 grf.rf                                                                                                                    |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].rd_stg_inst                                                                                  |    <0.001 |
|                     gnxpm_cdc.gsync_stage[4].wr_stg_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                     gras.rsts                                                                                                             |    <0.001 |
|                       c0                                                                                                                  |    <0.001 |
|                       c1                                                                                                                  |    <0.001 |
|                     rpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                     gwas.wsts                                                                                                             |    <0.001 |
|                     wpntr                                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                   |     0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                              |     0.001 |
|                       inst_blk_mem_gen                                                                                                    |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                              |     0.001 |
|                           valid.cstr                                                                                                      |     0.001 |
|                             ramloop[0].ram.r                                                                                              |     0.001 |
|                               prim_noinit.ram                                                                                             |     0.001 |
|                   rstblk                                                                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst                                                        |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst                                             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst                                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                                                              |    <0.001 |
|       U9                                                                                                                                  |     0.002 |
|         g0.U4                                                                                                                             |    <0.001 |
|           U1                                                                                                                              |    <0.001 |
|           U2                                                                                                                              |    <0.001 |
|         g1.U2                                                                                                                             |     0.002 |
|           U1                                                                                                                              |    <0.001 |
|           U2                                                                                                                              |    <0.001 |
|           U5                                                                                                                              |     0.002 |
|             sgen_wr32_rd64_d32.fwft_sfifo_wr34_rd68_d32_inst                                                                              |     0.002 |
|               U0                                                                                                                          |     0.002 |
|                 inst_fifo_gen                                                                                                             |     0.002 |
|                   gconvfifo.rf                                                                                                            |     0.002 |
|                     grf.rf                                                                                                                |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                            |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                 |    <0.001 |
|                         grss.rsts                                                                                                         |    <0.001 |
|                         rpntr                                                                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                            |    <0.001 |
|                         gwss.wsts                                                                                                         |    <0.001 |
|                         wpntr                                                                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                               |     0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                                                          |     0.001 |
|                           inst_blk_mem_gen                                                                                                |     0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                          |     0.001 |
|                               valid.cstr                                                                                                  |     0.001 |
|                                 ramloop[0].ram.r                                                                                          |     0.001 |
|                                   prim_noinit.ram                                                                                         |     0.001 |
|       WRITE_FR                                                                                                                            |    <0.001 |
|         reset                                                                                                                             |    <0.001 |
|     U1                                                                                                                                    |    <0.001 |
|       U1                                                                                                                                  |    <0.001 |
|         inst                                                                                                                              |    <0.001 |
|           broadcaster_core                                                                                                                |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------+


