 ```verilog
always @(posedge clk) begin
    if (vibrate_mode)
        motor <= 1'b1;
    else if (ring && !motor)
        ringer <= 1'b1;
    else
        motor <= motor; // do nothing for motor if neither ring nor vibrate_mode is high
end