.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* in_1 */
.set in_1__0__DR, CYREG_GPIO_PRT1_DR
.set in_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set in_1__0__HSIOM_MASK, 0x00000F00
.set in_1__0__HSIOM_SHIFT, 8
.set in_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set in_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_1__0__MASK, 0x04
.set in_1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set in_1__0__OUT_SEL_SHIFT, 4
.set in_1__0__OUT_SEL_VAL, 3
.set in_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_1__0__PC, CYREG_GPIO_PRT1_PC
.set in_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set in_1__0__PORT, 1
.set in_1__0__PS, CYREG_GPIO_PRT1_PS
.set in_1__0__SHIFT, 2
.set in_1__DR, CYREG_GPIO_PRT1_DR
.set in_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_1__INTR, CYREG_GPIO_PRT1_INTR
.set in_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_1__MASK, 0x04
.set in_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_1__PC, CYREG_GPIO_PRT1_PC
.set in_1__PC2, CYREG_GPIO_PRT1_PC2
.set in_1__PORT, 1
.set in_1__PS, CYREG_GPIO_PRT1_PS
.set in_1__SHIFT, 2

/* in_2 */
.set in_2__0__DR, CYREG_GPIO_PRT1_DR
.set in_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set in_2__0__HSIOM_MASK, 0x0000F000
.set in_2__0__HSIOM_SHIFT, 12
.set in_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set in_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_2__0__MASK, 0x08
.set in_2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set in_2__0__OUT_SEL_SHIFT, 6
.set in_2__0__OUT_SEL_VAL, 1
.set in_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_2__0__PC, CYREG_GPIO_PRT1_PC
.set in_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set in_2__0__PORT, 1
.set in_2__0__PS, CYREG_GPIO_PRT1_PS
.set in_2__0__SHIFT, 3
.set in_2__DR, CYREG_GPIO_PRT1_DR
.set in_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_2__INTR, CYREG_GPIO_PRT1_INTR
.set in_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_2__MASK, 0x08
.set in_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_2__PC, CYREG_GPIO_PRT1_PC
.set in_2__PC2, CYREG_GPIO_PRT1_PC2
.set in_2__PORT, 1
.set in_2__PS, CYREG_GPIO_PRT1_PS
.set in_2__SHIFT, 3

/* in_3 */
.set in_3__0__DR, CYREG_GPIO_PRT1_DR
.set in_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set in_3__0__HSIOM_MASK, 0x000F0000
.set in_3__0__HSIOM_SHIFT, 16
.set in_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set in_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_3__0__MASK, 0x10
.set in_3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set in_3__0__OUT_SEL_SHIFT, 8
.set in_3__0__OUT_SEL_VAL, 1
.set in_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_3__0__PC, CYREG_GPIO_PRT1_PC
.set in_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set in_3__0__PORT, 1
.set in_3__0__PS, CYREG_GPIO_PRT1_PS
.set in_3__0__SHIFT, 4
.set in_3__DR, CYREG_GPIO_PRT1_DR
.set in_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_3__INTR, CYREG_GPIO_PRT1_INTR
.set in_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_3__MASK, 0x10
.set in_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_3__PC, CYREG_GPIO_PRT1_PC
.set in_3__PC2, CYREG_GPIO_PRT1_PC2
.set in_3__PORT, 1
.set in_3__PS, CYREG_GPIO_PRT1_PS
.set in_3__SHIFT, 4

/* in_4 */
.set in_4__0__DR, CYREG_GPIO_PRT1_DR
.set in_4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set in_4__0__HSIOM_MASK, 0x00F00000
.set in_4__0__HSIOM_SHIFT, 20
.set in_4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_4__0__INTR, CYREG_GPIO_PRT1_INTR
.set in_4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_4__0__MASK, 0x20
.set in_4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set in_4__0__OUT_SEL_SHIFT, 10
.set in_4__0__OUT_SEL_VAL, 3
.set in_4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_4__0__PC, CYREG_GPIO_PRT1_PC
.set in_4__0__PC2, CYREG_GPIO_PRT1_PC2
.set in_4__0__PORT, 1
.set in_4__0__PS, CYREG_GPIO_PRT1_PS
.set in_4__0__SHIFT, 5
.set in_4__DR, CYREG_GPIO_PRT1_DR
.set in_4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set in_4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set in_4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set in_4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_4__INTR, CYREG_GPIO_PRT1_INTR
.set in_4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set in_4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set in_4__MASK, 0x20
.set in_4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set in_4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set in_4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set in_4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set in_4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set in_4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set in_4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set in_4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set in_4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set in_4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set in_4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set in_4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set in_4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set in_4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set in_4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set in_4__PC, CYREG_GPIO_PRT1_PC
.set in_4__PC2, CYREG_GPIO_PRT1_PC2
.set in_4__PORT, 1
.set in_4__PS, CYREG_GPIO_PRT1_PS
.set in_4__SHIFT, 5

/* en_1_2 */
.set en_1_2__0__DR, CYREG_GPIO_PRT1_DR
.set en_1_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set en_1_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set en_1_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set en_1_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set en_1_2__0__HSIOM_MASK, 0x0000000F
.set en_1_2__0__HSIOM_SHIFT, 0
.set en_1_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_1_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set en_1_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_1_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set en_1_2__0__MASK, 0x01
.set en_1_2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set en_1_2__0__OUT_SEL_SHIFT, 0
.set en_1_2__0__OUT_SEL_VAL, 2
.set en_1_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set en_1_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set en_1_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set en_1_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set en_1_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set en_1_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set en_1_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set en_1_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set en_1_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set en_1_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set en_1_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set en_1_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set en_1_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set en_1_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set en_1_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set en_1_2__0__PC, CYREG_GPIO_PRT1_PC
.set en_1_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set en_1_2__0__PORT, 1
.set en_1_2__0__PS, CYREG_GPIO_PRT1_PS
.set en_1_2__0__SHIFT, 0
.set en_1_2__DR, CYREG_GPIO_PRT1_DR
.set en_1_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set en_1_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set en_1_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set en_1_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_1_2__INTR, CYREG_GPIO_PRT1_INTR
.set en_1_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_1_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set en_1_2__MASK, 0x01
.set en_1_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set en_1_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set en_1_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set en_1_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set en_1_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set en_1_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set en_1_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set en_1_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set en_1_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set en_1_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set en_1_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set en_1_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set en_1_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set en_1_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set en_1_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set en_1_2__PC, CYREG_GPIO_PRT1_PC
.set en_1_2__PC2, CYREG_GPIO_PRT1_PC2
.set en_1_2__PORT, 1
.set en_1_2__PS, CYREG_GPIO_PRT1_PS
.set en_1_2__SHIFT, 0

/* en_3_4 */
.set en_3_4__0__DR, CYREG_GPIO_PRT1_DR
.set en_3_4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set en_3_4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set en_3_4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set en_3_4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set en_3_4__0__HSIOM_MASK, 0x000000F0
.set en_3_4__0__HSIOM_SHIFT, 4
.set en_3_4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_3_4__0__INTR, CYREG_GPIO_PRT1_INTR
.set en_3_4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_3_4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set en_3_4__0__MASK, 0x02
.set en_3_4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set en_3_4__0__OUT_SEL_SHIFT, 2
.set en_3_4__0__OUT_SEL_VAL, 0
.set en_3_4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set en_3_4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set en_3_4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set en_3_4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set en_3_4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set en_3_4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set en_3_4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set en_3_4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set en_3_4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set en_3_4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set en_3_4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set en_3_4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set en_3_4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set en_3_4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set en_3_4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set en_3_4__0__PC, CYREG_GPIO_PRT1_PC
.set en_3_4__0__PC2, CYREG_GPIO_PRT1_PC2
.set en_3_4__0__PORT, 1
.set en_3_4__0__PS, CYREG_GPIO_PRT1_PS
.set en_3_4__0__SHIFT, 1
.set en_3_4__DR, CYREG_GPIO_PRT1_DR
.set en_3_4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set en_3_4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set en_3_4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set en_3_4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_3_4__INTR, CYREG_GPIO_PRT1_INTR
.set en_3_4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set en_3_4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set en_3_4__MASK, 0x02
.set en_3_4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set en_3_4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set en_3_4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set en_3_4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set en_3_4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set en_3_4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set en_3_4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set en_3_4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set en_3_4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set en_3_4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set en_3_4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set en_3_4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set en_3_4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set en_3_4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set en_3_4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set en_3_4__PC, CYREG_GPIO_PRT1_PC
.set en_3_4__PC2, CYREG_GPIO_PRT1_PC2
.set en_3_4__PORT, 1
.set en_3_4__PS, CYREG_GPIO_PRT1_PS
.set en_3_4__SHIFT, 1

/* pwm_clock */
.set pwm_clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set pwm_clock__DIV_ID, 0x00000040
.set pwm_clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set pwm_clock__PA_DIV_ID, 0x000000FF

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL1
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK1
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK1
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A01
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A11
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D01
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D11
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F01
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F11
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1

/* rear_motor */
.set rear_motor_Sync_ctrl_reg__0__MASK, 0x01
.set rear_motor_Sync_ctrl_reg__0__POS, 0
.set rear_motor_Sync_ctrl_reg__1__MASK, 0x02
.set rear_motor_Sync_ctrl_reg__1__POS, 1
.set rear_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set rear_motor_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set rear_motor_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set rear_motor_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set rear_motor_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set rear_motor_Sync_ctrl_reg__MASK, 0x03
.set rear_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set rear_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set rear_motor_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* front_motor */
.set front_motor_Sync_ctrl_reg__0__MASK, 0x01
.set front_motor_Sync_ctrl_reg__0__POS, 0
.set front_motor_Sync_ctrl_reg__1__MASK, 0x02
.set front_motor_Sync_ctrl_reg__1__POS, 1
.set front_motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set front_motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set front_motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set front_motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set front_motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set front_motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set front_motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set front_motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set front_motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set front_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set front_motor_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set front_motor_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set front_motor_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set front_motor_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set front_motor_Sync_ctrl_reg__MASK, 0x03
.set front_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set front_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set front_motor_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
