# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
add wave sim:/vsim/*
# Unrecognized dataset prefix: sim
add wave sim:/vsim.wlf/*
# Unrecognized dataset prefix: sim
add wave -position insertpoint  \
vsim:/tb_alu_total/gCLK_HPER \
vsim:/tb_alu_total/N \
vsim:/tb_alu_total/s_A \
vsim:/tb_alu_total/s_B \
vsim:/tb_alu_total/s_ALU_Control \
vsim:/tb_alu_total/s_Branch_Control \
vsim:/tb_alu_total/s_S \
vsim:/tb_alu_total/s_zero \
vsim:/tb_alu_total/s_overflow \
vsim:/tb_alu_total/cCLK_PER
# Error opening /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/test/tb_ALU_Total.vhd
# Path name '/home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/test/tb_ALU_Total.vhd' doesn't exist.
# Error opening /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/test/tb_ALU_Total.vhd
# Path name '/home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/test/tb_ALU_Total.vhd' doesn't exist.
