{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670648480697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670648480697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 21:01:20 2022 " "Processing started: Fri Dec 09 21:01:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670648480697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670648480697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_4 -c mux_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_4 -c mux_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670648480697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670648481702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/and_3/and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/and_3/and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-data " "Found design unit 1: and_3-data" {  } { { "../and_3/and_3.vhd" "" { Text "C:/altera/13.1/and_3/and_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "../and_3/and_3.vhd" "" { Text "C:/altera/13.1/and_3/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/not_gate/not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/not_gate/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-data " "Found design unit 1: not_gate-data" {  } { { "../not_gate/not_gate.vhd" "" { Text "C:/altera/13.1/not_gate/not_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "../not_gate/not_gate.vhd" "" { Text "C:/altera/13.1/not_gate/not_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670648482875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/or_4/or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/or_4/or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-data " "Found design unit 1: or_4-data" {  } { { "../or_4/or_4.vhd" "" { Text "C:/altera/13.1/or_4/or_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482884 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "../or_4/or_4.vhd" "" { Text "C:/altera/13.1/or_4/or_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670648482884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670648482884 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\" Vhdl1.vhd(27) " "VHDL syntax error at Vhdl1.vhd(27) near text \",\";  expecting \";\"" {  } { { "Vhdl1.vhd" "" { Text "C:/altera/13.1/mux_4/Vhdl1.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1670648482895 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  Vhdl1.vhd(27) " "VHDL syntax error at Vhdl1.vhd(27) near text \")\"; mismatched closing parenthesis " {  } { { "Vhdl1.vhd" "" { Text "C:/altera/13.1/mux_4/Vhdl1.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1670648482895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670648482895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670648483100 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 09 21:01:23 2022 " "Processing ended: Fri Dec 09 21:01:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670648483100 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670648483100 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670648483100 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670648483100 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670648483819 ""}
