
*** Running xst
    with args -ifn mux_array.xst -ofn mux_array.srp -intstyle ise

Reading design: mux_array.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ise_proj/puf_s6/src/hdl/impl/mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <behavioral> of entity <mux>.
Parsing architecture <clb_prim> of entity <mux>.
Parsing VHDL file "/home/ise/ise_proj/puf_s6/src/hdl/impl/mux_array.vhd" into library work
Parsing entity <mux_array>.
Parsing architecture <rtl> of entity <mux_array>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mux_array> (architecture <rtl>) with generics from library <work>.

Elaborating entity <mux> (architecture <clb_prim>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mux_array>.
    Related source file is "/home/ise/ise_proj/puf_s6/src/hdl/impl/mux_array.vhd".
        arr_length = 4
    Set property "KEEP_HIERARCHY = YES".
    Summary:
	no macro.
Unit <mux_array> synthesized.

Synthesizing Unit <mux>.
    Related source file is "/home/ise/ise_proj/puf_s6/src/hdl/impl/mux.vhd".
    Summary:
	no macro.
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux_array> ...

Optimizing unit <mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mux_array, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.304ns

=========================================================================
