#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 10 22:03:22 2023
# Process ID: 1119445
# Current directory: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1
# Command line: vivado -log clk_vga_generator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_vga_generator.tcl
# Log file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/clk_vga_generator.vds
# Journal file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/vivado.jou
# Running On: gralerfics-HP-ZHAN-66-Pro-G1-MT, OS: Linux, CPU Frequency: 4209.198 MHz, CPU Physical cores: 6, Host memory: 16585 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/Vivado_init.tcl'
source clk_vga_generator.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_vga_generator
Command: synth_design -top clk_vga_generator -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1119529
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1953.750 ; gain = 370.770 ; free physical = 3751 ; free virtual = 19768
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2965.566; parent = 1956.723; children = 1008.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_vga_generator' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_vga_generator_clk_wiz' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 36.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.125000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_vga_generator_clk_wiz' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_vga_generator' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2021.688 ; gain = 438.707 ; free physical = 3831 ; free virtual = 19850
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3030.535; parent = 2021.691; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.500 ; gain = 456.520 ; free physical = 3830 ; free virtual = 19849
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.348; parent = 2039.504; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.500 ; gain = 456.520 ; free physical = 3830 ; free virtual = 19849
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.348; parent = 2039.504; children = 1008.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.438 ; gain = 0.000 ; free physical = 3820 ; free virtual = 19839
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator_board.xdc] for cell 'inst'
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/ips/clk_vga_generator/clk_vga_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_vga_generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_vga_generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.430 ; gain = 0.000 ; free physical = 3747 ; free virtual = 19769
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.430 ; gain = 0.000 ; free physical = 3747 ; free virtual = 19769
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3790 ; free virtual = 19812
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3788 ; free virtual = 19810
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3786 ; free virtual = 19809
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3772 ; free virtual = 19795
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3806 ; free virtual = 19832
Synthesis current peak Physical Memory [PSS] (MB): peak = 1485.622; parent = 1244.477; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3552 ; free virtual = 19573
Synthesis current peak Physical Memory [PSS] (MB): peak = 1542.965; parent = 1304.953; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3551 ; free virtual = 19572
Synthesis current peak Physical Memory [PSS] (MB): peak = 1543.078; parent = 1305.066; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3539 ; free virtual = 19561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1543.754; parent = 1305.742; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3667 ; free virtual = 19690
Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.535; parent = 1305.854; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.619; parent = 1308.926; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.635; parent = 1308.941; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.650; parent = 1308.957; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19712
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.650; parent = 1308.957; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19712
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.682; parent = 1308.988; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3691 ; free virtual = 19712
Synthesis current peak Physical Memory [PSS] (MB): peak = 1549.697; parent = 1309.004; children = 241.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3089.270; parent = 2080.426; children = 1008.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2096.430 ; gain = 456.520 ; free physical = 3723 ; free virtual = 19745
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.430 ; gain = 513.449 ; free physical = 3722 ; free virtual = 19744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.430 ; gain = 0.000 ; free physical = 3722 ; free virtual = 19744
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.430 ; gain = 0.000 ; free physical = 3784 ; free virtual = 19807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b1f9c9f8
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2096.430 ; gain = 836.582 ; free physical = 3970 ; free virtual = 19993
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/clk_vga_generator.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_vga_generator, cache-ID = 8f53cbfd88ca85da
INFO: [Common 17-1381] The checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/clk_vga_generator_synth_1/clk_vga_generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_vga_generator_utilization_synth.rpt -pb clk_vga_generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 22:03:53 2023...
