// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.359500,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=58,HLS_SYN_FF=7897,HLS_SYN_LUT=30202,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] p_Val2_9_fu_296_p4;
reg  signed [9:0] p_Val2_9_reg_1261;
reg   [9:0] p_Val2_9_reg_1261_pp0_iter1_reg;
wire   [9:0] p_Val2_3_fu_310_p4;
reg   [9:0] p_Val2_3_reg_1271;
reg   [9:0] p_Val2_3_reg_1271_pp0_iter1_reg;
reg  signed [9:0] p_Val2_2_reg_1277;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter1_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter2_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter3_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter4_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter5_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter6_reg;
reg  signed [9:0] p_Val2_2_reg_1277_pp0_iter7_reg;
reg  signed [9:0] p_Val2_4_reg_1286;
reg   [9:0] p_Val2_4_reg_1286_pp0_iter1_reg;
wire  signed [9:0] p_Val2_20_fu_352_p4;
reg   [9:0] p_Val2_20_reg_1305;
reg  signed [9:0] p_Val2_20_reg_1305_pp0_iter1_reg;
reg   [9:0] trunc_ln708_8_reg_1315;
wire  signed [13:0] grp_fu_1162_p3;
reg  signed [13:0] add_ln1192_2_reg_1320;
wire   [13:0] r_V_38_fu_445_p2;
reg   [13:0] r_V_38_reg_1335;
reg   [13:0] r_V_38_reg_1335_pp0_iter2_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter3_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter4_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter5_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter6_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter7_reg;
reg   [13:0] r_V_38_reg_1335_pp0_iter8_reg;
reg   [9:0] trunc_ln708_5_reg_1340;
wire  signed [15:0] grp_fu_1179_p3;
reg  signed [15:0] ret_V_16_reg_1345;
reg   [9:0] trunc_ln708_9_reg_1350;
reg   [9:0] trunc_ln708_s_reg_1355;
wire   [11:0] ret_V_24_fu_539_p2;
reg   [11:0] ret_V_24_reg_1360;
reg   [11:0] ret_V_24_reg_1360_pp0_iter3_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter4_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter5_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter6_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter7_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter8_reg;
reg   [11:0] ret_V_24_reg_1360_pp0_iter9_reg;
reg   [9:0] trunc_ln708_4_reg_1385;
reg   [9:0] trunc_ln708_6_reg_1390;
reg   [5:0] outcos_V_9_reg_1395;
reg  signed [5:0] outcos_V_2_reg_1400;
wire  signed [10:0] r_V_4_fu_655_p1;
reg  signed [10:0] r_V_4_reg_1405;
wire  signed [15:0] grp_fu_1214_p3;
reg  signed [15:0] ret_V_7_reg_1410;
wire   [6:0] r_V_36_fu_710_p2;
reg   [6:0] r_V_36_reg_1415;
wire  signed [11:0] r_V_37_fu_724_p2;
reg  signed [11:0] r_V_37_reg_1420;
wire   [11:0] mul_ln1118_fu_752_p2;
reg   [11:0] mul_ln1118_reg_1426;
wire   [6:0] ret_V_19_fu_762_p2;
reg   [6:0] ret_V_19_reg_1432;
reg   [5:0] outsin_V_9_reg_1437;
wire   [10:0] add_ln1192_fu_799_p2;
reg  signed [10:0] add_ln1192_reg_1442;
reg  signed [5:0] outsin_V_1_reg_1447;
reg   [5:0] outsin_V_2_reg_1452;
wire  signed [27:0] r_V_11_fu_1222_p2;
reg  signed [27:0] r_V_11_reg_1457;
reg  signed [5:0] outsin_V_5_reg_1462;
reg   [5:0] outsin_V_6_reg_1467;
reg   [5:0] outsin_V_6_reg_1467_pp0_iter10_reg;
reg   [5:0] outcos_V_4_reg_1472;
reg   [5:0] outcos_V_4_reg_1472_pp0_iter10_reg;
reg   [5:0] outcos_V_4_reg_1472_pp0_iter11_reg;
wire  signed [29:0] r_V_15_fu_1228_p2;
reg  signed [29:0] r_V_15_reg_1477;
reg   [5:0] outcos_V_5_reg_1482;
wire  signed [25:0] r_V_23_fu_1234_p2;
reg  signed [25:0] r_V_23_reg_1487;
reg   [5:0] outcos_V_7_reg_1492;
reg   [5:0] outcos_V_8_reg_1497;
reg   [9:0] trunc_ln708_1_reg_1502;
reg   [9:0] trunc_ln708_1_reg_1502_pp0_iter11_reg;
wire  signed [33:0] r_V_12_fu_1249_p2;
reg  signed [33:0] r_V_12_reg_1507;
reg   [5:0] outsin_V_12_reg_1512;
reg   [5:0] outsin_V_12_reg_1512_pp0_iter11_reg;
wire  signed [41:0] mul_ln1192_5_fu_1023_p2;
reg  signed [41:0] mul_ln1192_5_reg_1517;
wire   [11:0] r_V_19_fu_1037_p2;
reg   [11:0] r_V_19_reg_1522;
wire  signed [37:0] r_V_26_fu_1255_p2;
reg  signed [37:0] r_V_26_reg_1527;
wire   [11:0] r_V_30_fu_1062_p2;
reg   [11:0] r_V_30_reg_1532;
wire  signed [33:0] mul_ln1192_2_fu_1071_p2;
reg  signed [33:0] mul_ln1192_2_reg_1537;
wire   [41:0] mul_ln1192_6_fu_1079_p2;
reg   [41:0] mul_ln1192_6_reg_1542;
reg   [9:0] trunc_ln708_10_reg_1547;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] grp_generic_sincos_10_6_s_fu_211_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_211_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_211_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_211_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call62;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call62;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call62;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call62;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp21;
wire   [9:0] grp_generic_sincos_10_6_s_fu_216_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_216_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_216_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_216_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call68;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call68;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call68;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire   [9:0] grp_generic_sincos_10_6_s_fu_221_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_221_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_221_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_221_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call74;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call74;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call74;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call74;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call74;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call74;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call74;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire   [9:0] grp_generic_sincos_10_6_s_fu_226_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_226_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_226_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_226_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call85;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call85;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call85;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call85;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
wire   [5:0] grp_generic_sincos_10_6_s_fu_231_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_231_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_231_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call90;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call90;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call90;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call90;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call90;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call90;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call90;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call90;
reg    ap_block_pp0_stage0_11001_ignoreCallOp46;
wire   [5:0] grp_generic_sincos_10_6_s_fu_236_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_236_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_236_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call185;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call185;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call185;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call185;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call185;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call185;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call185;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call185;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call185;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call185;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call185;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call185;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call185;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire   [5:0] grp_generic_sincos_10_6_s_fu_241_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_241_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call22;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call22;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call22;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call22;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call22;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call22;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call22;
reg    ap_block_pp0_stage0_11001_ignoreCallOp71;
wire   [9:0] grp_generic_sincos_10_6_s_fu_246_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_246_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_246_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call29;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call29;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
wire   [9:0] grp_generic_sincos_10_6_s_fu_251_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_251_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_251_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call40;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call40;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call40;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call40;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call40;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call40;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call40;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
wire   [9:0] grp_generic_sincos_10_6_s_fu_256_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_256_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_256_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call51;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call51;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call51;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call51;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire   [5:0] grp_generic_sincos_10_6_s_fu_261_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_261_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call100;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call100;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call100;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire   [9:0] grp_generic_sincos_10_6_s_fu_266_in_V;
wire   [5:0] grp_generic_sincos_10_6_s_fu_266_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_266_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call106;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call106;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call106;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call106;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call106;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call106;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call106;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire   [5:0] grp_generic_sincos_10_6_s_fu_271_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_271_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call154;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call154;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call154;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call154;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call154;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call154;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call154;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call154;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call154;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call154;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call154;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call154;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call154;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire   [5:0] grp_generic_sincos_10_6_s_fu_276_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_276_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call195;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call195;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call195;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call195;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [5:0] grp_generic_sincos_10_6_s_fu_281_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_281_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call209;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call209;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call209;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call209;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call209;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call209;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call209;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call209;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call209;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call209;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call209;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call209;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call209;
reg    ap_block_pp0_stage0_11001_ignoreCallOp107;
wire   [5:0] grp_generic_sincos_10_6_s_fu_286_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_286_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call126;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call126;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call126;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call126;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call126;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call126;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call126;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call126;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call126;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call126;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call126;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call126;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call126;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire   [5:0] grp_generic_sincos_10_6_s_fu_291_ap_return_0;
wire   [5:0] grp_generic_sincos_10_6_s_fu_291_ap_return_1;
reg    grp_generic_sincos_10_6_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call168;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call168;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call168;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call168;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call168;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call168;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call168;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call168;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call168;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call168;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call168;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call168;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call168;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
reg    ap_block_pp0_stage0_01001;
wire  signed [13:0] grp_fu_1153_p3;
wire  signed [9:0] mul_ln1192_1_fu_388_p1;
wire   [12:0] shl_ln_fu_400_p3;
wire   [10:0] shl_ln1118_1_fu_411_p3;
wire  signed [13:0] sext_ln1118_fu_407_p1;
wire  signed [13:0] sext_ln1118_1_fu_418_p1;
wire   [13:0] r_V_35_fu_422_p2;
wire   [13:0] sub_ln1118_fu_439_p2;
wire  signed [13:0] grp_fu_1170_p3;
wire  signed [13:0] grp_fu_1187_p3;
wire  signed [13:0] sext_ln1192_fu_382_p1;
wire   [12:0] shl_ln1118_6_fu_478_p3;
wire  signed [13:0] sext_ln1118_11_fu_485_p1;
wire  signed [13:0] sext_ln1118_8_fu_451_p1;
wire   [13:0] r_V_41_fu_489_p2;
wire   [13:0] r_V_40_fu_472_p2;
wire   [13:0] add_ln1192_18_fu_495_p2;
wire   [13:0] ret_V_39_fu_501_p2;
wire   [10:0] r_V_31_fu_517_p3;
wire   [10:0] r_V_32_fu_524_p3;
wire  signed [11:0] sext_ln703_1_fu_531_p1;
wire  signed [11:0] sext_ln703_2_fu_535_p1;
(* use_dsp48 = "no" *) wire   [13:0] ret_V_27_fu_550_p2;
wire   [9:0] sub_ln703_fu_566_p2;
wire  signed [10:0] lhs_V_2_fu_583_p1;
wire  signed [10:0] rhs_V_2_fu_586_p1;
wire   [10:0] ret_V_31_fu_589_p2;
wire  signed [11:0] lhs_V_3_fu_595_p1;
wire   [11:0] ret_V_11_fu_599_p2;
wire  signed [13:0] grp_fu_1196_p3;
wire  signed [17:0] grp_fu_1205_p3;
wire   [10:0] r_V_34_fu_658_p2;
wire  signed [10:0] sext_ln703_6_fu_664_p1;
wire   [10:0] ret_V_29_fu_667_p2;
wire  signed [10:0] ret_V_fu_673_p2;
wire  signed [9:0] rhs_V_1_fu_690_p3;
wire  signed [6:0] r_V_7_fu_706_p1;
wire  signed [5:0] r_V_9_fu_720_p0;
wire  signed [5:0] r_V_37_fu_724_p0;
wire  signed [11:0] r_V_9_fu_720_p1;
wire  signed [5:0] r_V_37_fu_724_p1;
wire  signed [6:0] sext_ln703_13_fu_734_p1;
wire  signed [6:0] ret_V_13_fu_738_p2;
wire  signed [6:0] mul_ln1118_fu_752_p0;
wire  signed [6:0] mul_ln1118_fu_752_p1;
wire  signed [5:0] sext_ln703_15_fu_758_p0;
wire  signed [6:0] sext_ln703_15_fu_758_p1;
wire  signed [10:0] sext_ln703_4_fu_776_p1;
wire   [10:0] ret_V_25_fu_780_p2;
wire  signed [10:0] sext_ln703_5_fu_789_p1;
wire   [10:0] ret_V_26_fu_793_p2;
wire   [10:0] lhs_V_1_fu_813_p3;
wire  signed [11:0] sext_ln728_2_fu_820_p1;
wire  signed [11:0] ret_V_8_fu_824_p2;
wire   [12:0] shl_ln1118_5_fu_855_p3;
wire  signed [14:0] sext_ln1118_6_fu_862_p1;
wire   [14:0] shl_ln1118_4_fu_848_p3;
wire   [14:0] r_V_39_fu_866_p2;
wire   [17:0] lhs_V_5_fu_872_p3;
wire  signed [17:0] sext_ln703_14_fu_879_p1;
wire   [17:0] ret_V_33_fu_883_p2;
wire  signed [17:0] add_ln1192_10_fu_889_p2;
wire  signed [6:0] r_V_20_fu_909_p0;
wire  signed [13:0] sext_ln1116_6_fu_906_p1;
wire  signed [6:0] r_V_20_fu_909_p1;
wire  signed [5:0] r_V_22_fu_918_p0;
wire  signed [11:0] r_V_21_fu_915_p1;
wire  signed [5:0] r_V_22_fu_918_p1;
wire  signed [13:0] r_V_20_fu_909_p2;
wire  signed [11:0] r_V_22_fu_918_p2;
wire  signed [15:0] lhs_V_fu_946_p3;
wire  signed [16:0] grp_fu_1240_p3;
wire  signed [5:0] r_V_33_fu_963_p0;
wire  signed [11:0] r_V_fu_960_p1;
wire  signed [5:0] r_V_33_fu_963_p1;
wire   [11:0] r_V_33_fu_963_p2;
wire   [15:0] rhs_V_fu_969_p3;
wire  signed [17:0] sext_ln700_3_fu_957_p1;
wire  signed [17:0] sext_ln728_fu_977_p1;
wire   [17:0] ret_V_28_fu_981_p2;
wire  signed [5:0] r_V_17_fu_1013_p0;
wire  signed [11:0] r_V_16_fu_1010_p1;
wire  signed [5:0] r_V_17_fu_1013_p1;
wire   [11:0] r_V_17_fu_1013_p2;
wire  signed [11:0] mul_ln1192_5_fu_1023_p0;
wire  signed [29:0] mul_ln1192_5_fu_1023_p1;
wire  signed [5:0] r_V_19_fu_1037_p0;
wire  signed [11:0] r_V_18_fu_1033_p1;
wire  signed [5:0] r_V_19_fu_1037_p1;
wire  signed [5:0] r_V_25_fu_1046_p0;
wire  signed [11:0] r_V_24_fu_1043_p1;
wire  signed [5:0] r_V_25_fu_1046_p1;
wire  signed [11:0] r_V_25_fu_1046_p2;
wire  signed [5:0] r_V_30_fu_1062_p0;
wire  signed [11:0] r_V_29_fu_1059_p1;
wire  signed [5:0] r_V_30_fu_1062_p1;
wire  signed [5:0] mul_ln1192_2_fu_1071_p0;
wire  signed [11:0] mul_ln1192_6_fu_1079_p0;
wire  signed [11:0] mul_ln1192_8_fu_1087_p0;
wire   [37:0] mul_ln1192_8_fu_1087_p2;
wire   [37:0] ret_V_40_fu_1092_p2;
wire  signed [5:0] mul_ln1192_3_fu_1111_p0;
wire   [33:0] mul_ln1192_3_fu_1111_p2;
wire   [33:0] ret_V_30_fu_1116_p2;
wire   [41:0] ret_V_36_fu_1137_p2;
wire   [7:0] grp_fu_1153_p0;
wire   [13:0] grp_fu_1153_p2;
wire  signed [4:0] grp_fu_1162_p0;
wire  signed [9:0] grp_fu_1162_p1;
wire   [13:0] grp_fu_1162_p2;
wire   [6:0] grp_fu_1170_p0;
wire  signed [9:0] grp_fu_1170_p1;
wire   [8:0] grp_fu_1170_p2;
wire   [6:0] grp_fu_1179_p0;
wire   [11:0] grp_fu_1179_p2;
wire   [6:0] grp_fu_1187_p0;
wire  signed [9:0] grp_fu_1187_p1;
wire   [6:0] grp_fu_1187_p2;
wire  signed [11:0] grp_fu_1196_p0;
wire  signed [13:0] sext_ln1118_4_fu_605_p1;
wire  signed [11:0] grp_fu_1196_p1;
wire   [13:0] grp_fu_1196_p2;
wire   [17:0] grp_fu_1205_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_211_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_211_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_211_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_211_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_216_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_216_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_216_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_216_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_221_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_221_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_221_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_221_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_226_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_226_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_226_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_226_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_20_reg_1305),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_231_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_231_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_231_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1315),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_236_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_236_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_236_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_4_reg_1286_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_241_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_241_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_241_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_246_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_246_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_246_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_246_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_251_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_251_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_251_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_251_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_256_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_256_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_256_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_256_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_9_reg_1261_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_261_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_261_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_261_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_10_6_s_fu_266_in_V),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_266_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_266_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_266_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_5_reg_1340),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_271_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_271_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_271_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1350),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_276_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_276_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_276_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1355),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_281_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_281_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_281_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1385),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_286_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_286_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_286_ap_ce)
);

generic_sincos_10_6_s grp_generic_sincos_10_6_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1390),
    .ap_return_0(grp_generic_sincos_10_6_s_fu_291_ap_return_0),
    .ap_return_1(grp_generic_sincos_10_6_s_fu_291_ap_return_1),
    .ap_ce(grp_generic_sincos_10_6_s_fu_291_ap_ce)
);

myproject_mac_muladd_8ns_10s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_8ns_10s_14ns_14_1_1_U7(
    .din0(grp_fu_1153_p0),
    .din1(p_Val2_9_fu_296_p4),
    .din2(grp_fu_1153_p2),
    .dout(grp_fu_1153_p3)
);

myproject_mac_muladd_5s_10s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_5s_10s_14ns_14_1_1_U8(
    .din0(grp_fu_1162_p0),
    .din1(grp_fu_1162_p1),
    .din2(grp_fu_1162_p2),
    .dout(grp_fu_1162_p3)
);

myproject_mac_muladd_7ns_10s_9ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7ns_10s_9ns_14_1_1_U9(
    .din0(grp_fu_1170_p0),
    .din1(grp_fu_1170_p1),
    .din2(grp_fu_1170_p2),
    .dout(grp_fu_1170_p3)
);

myproject_mac_muladd_7ns_10s_12ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_7ns_10s_12ns_16_1_1_U10(
    .din0(grp_fu_1179_p0),
    .din1(p_Val2_9_reg_1261),
    .din2(grp_fu_1179_p2),
    .dout(grp_fu_1179_p3)
);

myproject_mac_muladd_7ns_10s_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7ns_10s_7ns_14_1_1_U11(
    .din0(grp_fu_1187_p0),
    .din1(grp_fu_1187_p1),
    .din2(grp_fu_1187_p2),
    .dout(grp_fu_1187_p3)
);

myproject_mac_mulsub_12s_12s_14ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
myproject_mac_mulsub_12s_12s_14ns_14_1_1_U12(
    .din0(grp_fu_1196_p0),
    .din1(grp_fu_1196_p1),
    .din2(grp_fu_1196_p2),
    .dout(grp_fu_1196_p3)
);

myproject_mac_muladd_10s_16s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_10s_16s_18ns_18_1_1_U13(
    .din0(p_Val2_9_reg_1261_pp0_iter1_reg),
    .din1(ret_V_16_reg_1345),
    .din2(grp_fu_1205_p2),
    .dout(grp_fu_1205_p3)
);

myproject_mac_mul_sub_6s_11s_10s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
myproject_mac_mul_sub_6s_11s_10s_16_1_1_U14(
    .din0(outcos_V_2_reg_1400),
    .din1(ret_V_fu_673_p2),
    .din2(rhs_V_1_fu_690_p3),
    .dout(grp_fu_1214_p3)
);

myproject_mul_mul_12s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_12s_16s_28_1_1_U15(
    .din0(ret_V_8_fu_824_p2),
    .din1(ret_V_7_reg_1410),
    .dout(r_V_11_fu_1222_p2)
);

myproject_mul_mul_12s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12s_18s_30_1_1_U16(
    .din0(r_V_37_reg_1420),
    .din1(add_ln1192_10_fu_889_p2),
    .dout(r_V_15_fu_1228_p2)
);

myproject_mul_mul_12s_14s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_12s_14s_26_1_1_U17(
    .din0(r_V_22_fu_918_p2),
    .din1(r_V_20_fu_909_p2),
    .dout(r_V_23_fu_1234_p2)
);

myproject_mac_muladd_6s_11s_16s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
myproject_mac_muladd_6s_11s_16s_17_1_1_U18(
    .din0(outsin_V_1_reg_1447),
    .din1(add_ln1192_reg_1442),
    .din2(lhs_V_fu_946_p3),
    .dout(grp_fu_1240_p3)
);

myproject_mul_mul_6s_28s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_6s_28s_34_1_1_U19(
    .din0(outsin_V_5_reg_1462),
    .din1(r_V_11_reg_1457),
    .dout(r_V_12_fu_1249_p2)
);

myproject_mul_mul_12s_26s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 38 ))
myproject_mul_mul_12s_26s_38_1_1_U20(
    .din0(r_V_25_fu_1046_p2),
    .din1(r_V_23_reg_1487),
    .dout(r_V_26_fu_1255_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_2_reg_1320 <= grp_fu_1162_p3;
        ret_V_16_reg_1345 <= grp_fu_1179_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1442 <= add_ln1192_fu_799_p2;
        mul_ln1118_reg_1426 <= mul_ln1118_fu_752_p2;
        mul_ln1192_2_reg_1537 <= mul_ln1192_2_fu_1071_p2;
        mul_ln1192_5_reg_1517 <= mul_ln1192_5_fu_1023_p2;
        mul_ln1192_6_reg_1542 <= mul_ln1192_6_fu_1079_p2;
        outcos_V_2_reg_1400 <= grp_generic_sincos_10_6_s_fu_216_ap_return_1;
        outcos_V_4_reg_1472 <= grp_generic_sincos_10_6_s_fu_241_ap_return_1;
        outcos_V_4_reg_1472_pp0_iter10_reg <= outcos_V_4_reg_1472;
        outcos_V_4_reg_1472_pp0_iter11_reg <= outcos_V_4_reg_1472_pp0_iter10_reg;
        outcos_V_5_reg_1482 <= grp_generic_sincos_10_6_s_fu_271_ap_return_1;
        outcos_V_7_reg_1492 <= grp_generic_sincos_10_6_s_fu_276_ap_return_1;
        outcos_V_8_reg_1497 <= grp_generic_sincos_10_6_s_fu_281_ap_return_1;
        outcos_V_9_reg_1395 <= grp_generic_sincos_10_6_s_fu_211_ap_return_1;
        outsin_V_12_reg_1512 <= grp_generic_sincos_10_6_s_fu_286_ap_return_0;
        outsin_V_12_reg_1512_pp0_iter11_reg <= outsin_V_12_reg_1512;
        outsin_V_1_reg_1447 <= grp_generic_sincos_10_6_s_fu_251_ap_return_0;
        outsin_V_2_reg_1452 <= grp_generic_sincos_10_6_s_fu_256_ap_return_0;
        outsin_V_5_reg_1462 <= grp_generic_sincos_10_6_s_fu_261_ap_return_0;
        outsin_V_6_reg_1467 <= grp_generic_sincos_10_6_s_fu_266_ap_return_0;
        outsin_V_6_reg_1467_pp0_iter10_reg <= outsin_V_6_reg_1467;
        outsin_V_9_reg_1437 <= grp_generic_sincos_10_6_s_fu_236_ap_return_0;
        p_Val2_2_reg_1277_pp0_iter2_reg <= p_Val2_2_reg_1277_pp0_iter1_reg;
        p_Val2_2_reg_1277_pp0_iter3_reg <= p_Val2_2_reg_1277_pp0_iter2_reg;
        p_Val2_2_reg_1277_pp0_iter4_reg <= p_Val2_2_reg_1277_pp0_iter3_reg;
        p_Val2_2_reg_1277_pp0_iter5_reg <= p_Val2_2_reg_1277_pp0_iter4_reg;
        p_Val2_2_reg_1277_pp0_iter6_reg <= p_Val2_2_reg_1277_pp0_iter5_reg;
        p_Val2_2_reg_1277_pp0_iter7_reg <= p_Val2_2_reg_1277_pp0_iter6_reg;
        r_V_11_reg_1457 <= r_V_11_fu_1222_p2;
        r_V_12_reg_1507 <= r_V_12_fu_1249_p2;
        r_V_15_reg_1477 <= r_V_15_fu_1228_p2;
        r_V_19_reg_1522 <= r_V_19_fu_1037_p2;
        r_V_23_reg_1487 <= r_V_23_fu_1234_p2;
        r_V_26_reg_1527 <= r_V_26_fu_1255_p2;
        r_V_30_reg_1532 <= r_V_30_fu_1062_p2;
        r_V_36_reg_1415 <= r_V_36_fu_710_p2;
        r_V_37_reg_1420 <= r_V_37_fu_724_p2;
        r_V_38_reg_1335_pp0_iter2_reg[13 : 1] <= r_V_38_reg_1335[13 : 1];
        r_V_38_reg_1335_pp0_iter3_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter2_reg[13 : 1];
        r_V_38_reg_1335_pp0_iter4_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter3_reg[13 : 1];
        r_V_38_reg_1335_pp0_iter5_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter4_reg[13 : 1];
        r_V_38_reg_1335_pp0_iter6_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter5_reg[13 : 1];
        r_V_38_reg_1335_pp0_iter7_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter6_reg[13 : 1];
        r_V_38_reg_1335_pp0_iter8_reg[13 : 1] <= r_V_38_reg_1335_pp0_iter7_reg[13 : 1];
        r_V_4_reg_1405 <= r_V_4_fu_655_p1;
        ret_V_19_reg_1432 <= ret_V_19_fu_762_p2;
        ret_V_24_reg_1360[11 : 1] <= ret_V_24_fu_539_p2[11 : 1];
        ret_V_24_reg_1360_pp0_iter3_reg[11 : 1] <= ret_V_24_reg_1360[11 : 1];
        ret_V_24_reg_1360_pp0_iter4_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter3_reg[11 : 1];
        ret_V_24_reg_1360_pp0_iter5_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter4_reg[11 : 1];
        ret_V_24_reg_1360_pp0_iter6_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter5_reg[11 : 1];
        ret_V_24_reg_1360_pp0_iter7_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter6_reg[11 : 1];
        ret_V_24_reg_1360_pp0_iter8_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter7_reg[11 : 1];
        ret_V_24_reg_1360_pp0_iter9_reg[11 : 1] <= ret_V_24_reg_1360_pp0_iter8_reg[11 : 1];
        trunc_ln708_10_reg_1547 <= {{ret_V_40_fu_1092_p2[37:28]}};
        trunc_ln708_1_reg_1502 <= {{ret_V_28_fu_981_p2[17:8]}};
        trunc_ln708_1_reg_1502_pp0_iter11_reg <= trunc_ln708_1_reg_1502;
        trunc_ln708_4_reg_1385 <= {{grp_fu_1196_p3[13:4]}};
        trunc_ln708_6_reg_1390 <= {{grp_fu_1205_p3[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_20_reg_1305 <= {{x_V_in_sig[39:30]}};
        p_Val2_20_reg_1305_pp0_iter1_reg <= p_Val2_20_reg_1305;
        p_Val2_2_reg_1277 <= {{x_V_in_sig[159:150]}};
        p_Val2_2_reg_1277_pp0_iter1_reg <= p_Val2_2_reg_1277;
        p_Val2_3_reg_1271 <= {{x_V_in_sig[49:40]}};
        p_Val2_3_reg_1271_pp0_iter1_reg <= p_Val2_3_reg_1271;
        p_Val2_4_reg_1286 <= {{x_V_in_sig[29:20]}};
        p_Val2_4_reg_1286_pp0_iter1_reg <= p_Val2_4_reg_1286;
        p_Val2_9_reg_1261 <= {{x_V_in_sig[149:140]}};
        p_Val2_9_reg_1261_pp0_iter1_reg <= p_Val2_9_reg_1261;
        r_V_38_reg_1335[13 : 1] <= r_V_38_fu_445_p2[13 : 1];
        trunc_ln708_5_reg_1340 <= {{grp_fu_1170_p3[13:4]}};
        trunc_ln708_8_reg_1315 <= {{grp_fu_1153_p3[13:4]}};
        trunc_ln708_9_reg_1350 <= {{grp_fu_1187_p3[13:4]}};
        trunc_ln708_s_reg_1355 <= {{ret_V_39_fu_501_p2[13:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ret_V_7_reg_1410 <= grp_fu_1214_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_211_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_211_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_216_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_216_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_221_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_226_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_226_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_236_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_10_6_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_10_6_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_889_p2 = (18'd6656 + ret_V_33_fu_883_p2);

assign add_ln1192_18_fu_495_p2 = (r_V_41_fu_489_p2 + r_V_40_fu_472_p2);

assign add_ln1192_fu_799_p2 = ($signed(11'd1728) + $signed(ret_V_26_fu_793_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp107 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp21 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp46 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp71 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call90 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call106 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call126 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call154 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call168 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call185 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call209 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call22 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call40 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call51 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call74 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call85 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call90 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call154 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1153_p0 = 14'd78;

assign grp_fu_1153_p2 = {{p_Val2_20_fu_352_p4}, {4'd0}};

assign grp_fu_1162_p0 = 14'd16373;

assign grp_fu_1162_p1 = sext_ln1192_fu_382_p1;

assign grp_fu_1162_p2 = ($signed({{1'b0}, {14'd11}}) * $signed(mul_ln1192_1_fu_388_p1));

assign grp_fu_1170_p0 = 14'd37;

assign grp_fu_1170_p1 = sext_ln1118_8_fu_451_p1;

assign grp_fu_1170_p2 = 14'd208;

assign grp_fu_1179_p0 = 16'd37;

assign grp_fu_1179_p2 = 16'd1120;

assign grp_fu_1187_p0 = 14'd45;

assign grp_fu_1187_p1 = sext_ln1118_8_fu_451_p1;

assign grp_fu_1187_p2 = 14'd32;

assign grp_fu_1196_p0 = sext_ln1118_4_fu_605_p1;

assign grp_fu_1196_p1 = sext_ln1118_4_fu_605_p1;

assign grp_fu_1196_p2 = {{p_Val2_4_reg_1286_pp0_iter1_reg}, {4'd0}};

assign grp_fu_1205_p2 = {{p_Val2_20_reg_1305_pp0_iter1_reg}, {8'd0}};

assign grp_generic_sincos_10_6_s_fu_211_in_V = x_V_in_sig[9:0];

assign grp_generic_sincos_10_6_s_fu_216_in_V = ($signed(p_Val2_9_fu_296_p4) - $signed(p_Val2_3_fu_310_p4));

assign grp_generic_sincos_10_6_s_fu_221_in_V = ($signed(10'd1017) + $signed(p_Val2_4_reg_1286));

assign grp_generic_sincos_10_6_s_fu_226_in_V = {{r_V_35_fu_422_p2[13:4]}};

assign grp_generic_sincos_10_6_s_fu_246_in_V = ($signed(p_Val2_3_reg_1271_pp0_iter1_reg) + $signed(p_Val2_2_reg_1277_pp0_iter1_reg));

assign grp_generic_sincos_10_6_s_fu_251_in_V = {{ret_V_27_fu_550_p2[13:4]}};

assign grp_generic_sincos_10_6_s_fu_256_in_V = (10'd4 + sub_ln703_fu_566_p2);

assign grp_generic_sincos_10_6_s_fu_266_in_V = ($signed(10'd1023) + $signed(p_Val2_20_reg_1305_pp0_iter1_reg));

assign lhs_V_1_fu_813_p3 = {{r_V_36_reg_1415}, {4'd0}};

assign lhs_V_2_fu_583_p1 = $signed(p_Val2_9_reg_1261_pp0_iter1_reg);

assign lhs_V_3_fu_595_p1 = $signed(ret_V_31_fu_589_p2);

assign lhs_V_5_fu_872_p3 = {{r_V_38_reg_1335_pp0_iter8_reg}, {4'd0}};

assign lhs_V_fu_946_p3 = {{ret_V_24_reg_1360_pp0_iter9_reg}, {4'd0}};

assign mul_ln1118_fu_752_p0 = ret_V_13_fu_738_p2;

assign mul_ln1118_fu_752_p1 = ret_V_13_fu_738_p2;

assign mul_ln1118_fu_752_p2 = ($signed(mul_ln1118_fu_752_p0) * $signed(mul_ln1118_fu_752_p1));

assign mul_ln1192_1_fu_388_p1 = p_Val2_4_reg_1286;

assign mul_ln1192_2_fu_1071_p0 = outsin_V_6_reg_1467_pp0_iter10_reg;

assign mul_ln1192_2_fu_1071_p2 = ($signed(mul_ln1192_2_fu_1071_p0) * $signed(r_V_12_reg_1507));

assign mul_ln1192_3_fu_1111_p0 = outcos_V_4_reg_1472_pp0_iter11_reg;

assign mul_ln1192_3_fu_1111_p2 = ($signed(mul_ln1192_3_fu_1111_p0) * $signed(mul_ln1192_2_reg_1537));

assign mul_ln1192_5_fu_1023_p0 = r_V_17_fu_1013_p2;

assign mul_ln1192_5_fu_1023_p1 = r_V_15_reg_1477;

assign mul_ln1192_5_fu_1023_p2 = ($signed(mul_ln1192_5_fu_1023_p0) * $signed(mul_ln1192_5_fu_1023_p1));

assign mul_ln1192_6_fu_1079_p0 = r_V_19_reg_1522;

assign mul_ln1192_6_fu_1079_p2 = ($signed(mul_ln1192_6_fu_1079_p0) * $signed(mul_ln1192_5_reg_1517));

assign mul_ln1192_8_fu_1087_p0 = r_V_30_reg_1532;

assign mul_ln1192_8_fu_1087_p2 = ($signed(mul_ln1192_8_fu_1087_p0) * $signed(r_V_26_reg_1527));

assign p_Val2_20_fu_352_p4 = {{x_V_in_sig[39:30]}};

assign p_Val2_3_fu_310_p4 = {{x_V_in_sig[49:40]}};

assign p_Val2_9_fu_296_p4 = {{x_V_in_sig[149:140]}};

assign r_V_16_fu_1010_p1 = $signed(outcos_V_5_reg_1482);

assign r_V_17_fu_1013_p0 = r_V_16_fu_1010_p1;

assign r_V_17_fu_1013_p1 = r_V_16_fu_1010_p1;

assign r_V_17_fu_1013_p2 = ($signed(r_V_17_fu_1013_p0) * $signed(r_V_17_fu_1013_p1));

assign r_V_18_fu_1033_p1 = $signed(grp_generic_sincos_10_6_s_fu_291_ap_return_1);

assign r_V_19_fu_1037_p0 = r_V_18_fu_1033_p1;

assign r_V_19_fu_1037_p1 = r_V_18_fu_1033_p1;

assign r_V_19_fu_1037_p2 = ($signed(r_V_19_fu_1037_p0) * $signed(r_V_19_fu_1037_p1));

assign r_V_20_fu_909_p0 = sext_ln1116_6_fu_906_p1;

assign r_V_20_fu_909_p1 = sext_ln1116_6_fu_906_p1;

assign r_V_20_fu_909_p2 = ($signed(r_V_20_fu_909_p0) * $signed(r_V_20_fu_909_p1));

assign r_V_21_fu_915_p1 = $signed(outsin_V_9_reg_1437);

assign r_V_22_fu_918_p0 = r_V_21_fu_915_p1;

assign r_V_22_fu_918_p1 = r_V_21_fu_915_p1;

assign r_V_22_fu_918_p2 = ($signed(r_V_22_fu_918_p0) * $signed(r_V_22_fu_918_p1));

assign r_V_24_fu_1043_p1 = $signed(outcos_V_7_reg_1492);

assign r_V_25_fu_1046_p0 = r_V_24_fu_1043_p1;

assign r_V_25_fu_1046_p1 = r_V_24_fu_1043_p1;

assign r_V_25_fu_1046_p2 = ($signed(r_V_25_fu_1046_p0) * $signed(r_V_25_fu_1046_p1));

assign r_V_29_fu_1059_p1 = $signed(outcos_V_8_reg_1497);

assign r_V_30_fu_1062_p0 = r_V_29_fu_1059_p1;

assign r_V_30_fu_1062_p1 = r_V_29_fu_1059_p1;

assign r_V_30_fu_1062_p2 = ($signed(r_V_30_fu_1062_p0) * $signed(r_V_30_fu_1062_p1));

assign r_V_31_fu_517_p3 = {{p_Val2_9_reg_1261_pp0_iter1_reg}, {1'd0}};

assign r_V_32_fu_524_p3 = {{p_Val2_3_reg_1271_pp0_iter1_reg}, {1'd0}};

assign r_V_33_fu_963_p0 = r_V_fu_960_p1;

assign r_V_33_fu_963_p1 = r_V_fu_960_p1;

assign r_V_33_fu_963_p2 = ($signed(r_V_33_fu_963_p0) * $signed(r_V_33_fu_963_p1));

assign r_V_34_fu_658_p2 = ($signed(11'd0) - $signed(r_V_4_fu_655_p1));

assign r_V_35_fu_422_p2 = ($signed(sext_ln1118_fu_407_p1) - $signed(sext_ln1118_1_fu_418_p1));

assign r_V_36_fu_710_p2 = ($signed(7'd0) - $signed(r_V_7_fu_706_p1));

assign r_V_37_fu_724_p0 = r_V_9_fu_720_p1;

assign r_V_37_fu_724_p1 = r_V_9_fu_720_p1;

assign r_V_37_fu_724_p2 = ($signed(r_V_37_fu_724_p0) * $signed(r_V_37_fu_724_p1));

assign r_V_38_fu_445_p2 = ($signed(sub_ln1118_fu_439_p2) - $signed(sext_ln1118_1_fu_418_p1));

assign r_V_39_fu_866_p2 = ($signed(sext_ln1118_6_fu_862_p1) + $signed(shl_ln1118_4_fu_848_p3));

assign r_V_40_fu_472_p2 = ($signed(sext_ln1118_fu_407_p1) - $signed(sext_ln1192_fu_382_p1));

assign r_V_41_fu_489_p2 = ($signed(sext_ln1118_11_fu_485_p1) - $signed(sext_ln1118_8_fu_451_p1));

assign r_V_4_fu_655_p1 = p_Val2_2_reg_1277_pp0_iter7_reg;

assign r_V_7_fu_706_p1 = $signed(grp_generic_sincos_10_6_s_fu_226_ap_return_0);

assign r_V_9_fu_720_p0 = grp_generic_sincos_10_6_s_fu_231_ap_return_1;

assign r_V_9_fu_720_p1 = r_V_9_fu_720_p0;

assign r_V_fu_960_p1 = $signed(outsin_V_2_reg_1452);

assign ret_V_11_fu_599_p2 = ($signed(12'd11) + $signed(lhs_V_3_fu_595_p1));

assign ret_V_13_fu_738_p2 = ($signed(7'd6) + $signed(sext_ln703_13_fu_734_p1));

assign ret_V_19_fu_762_p2 = ($signed(7'd7) + $signed(sext_ln703_15_fu_758_p1));

assign ret_V_24_fu_539_p2 = ($signed(sext_ln703_1_fu_531_p1) - $signed(sext_ln703_2_fu_535_p1));

assign ret_V_25_fu_780_p2 = ($signed(sext_ln703_4_fu_776_p1) + $signed(r_V_4_reg_1405));

assign ret_V_26_fu_793_p2 = ($signed(ret_V_25_fu_780_p2) - $signed(sext_ln703_5_fu_789_p1));

assign ret_V_27_fu_550_p2 = ($signed(14'd192) + $signed(add_ln1192_2_reg_1320));

assign ret_V_28_fu_981_p2 = ($signed(sext_ln700_3_fu_957_p1) + $signed(sext_ln728_fu_977_p1));

assign ret_V_29_fu_667_p2 = ($signed(r_V_34_fu_658_p2) - $signed(sext_ln703_6_fu_664_p1));

assign ret_V_30_fu_1116_p2 = ($signed(34'd16944988160) + $signed(mul_ln1192_3_fu_1111_p2));

assign ret_V_31_fu_589_p2 = ($signed(lhs_V_2_fu_583_p1) - $signed(rhs_V_2_fu_586_p1));

assign ret_V_33_fu_883_p2 = ($signed(lhs_V_5_fu_872_p3) - $signed(sext_ln703_14_fu_879_p1));

assign ret_V_36_fu_1137_p2 = ($signed(42'd4329327034368) + $signed(mul_ln1192_6_reg_1542));

assign ret_V_39_fu_501_p2 = (14'd96 + add_ln1192_18_fu_495_p2);

assign ret_V_40_fu_1092_p2 = ($signed(38'd270582939648) + $signed(mul_ln1192_8_fu_1087_p2));

assign ret_V_8_fu_824_p2 = ($signed(r_V_37_reg_1420) + $signed(sext_ln728_2_fu_820_p1));

assign ret_V_fu_673_p2 = (11'd51 + ret_V_29_fu_667_p2);

assign rhs_V_1_fu_690_p3 = {{grp_generic_sincos_10_6_s_fu_221_ap_return_0}, {4'd0}};

assign rhs_V_2_fu_586_p1 = p_Val2_20_reg_1305_pp0_iter1_reg;

assign rhs_V_fu_969_p3 = {{r_V_33_fu_963_p2}, {4'd0}};

assign sext_ln1116_6_fu_906_p1 = $signed(ret_V_19_reg_1432);

assign sext_ln1118_11_fu_485_p1 = $signed(shl_ln1118_6_fu_478_p3);

assign sext_ln1118_1_fu_418_p1 = $signed(shl_ln1118_1_fu_411_p3);

assign sext_ln1118_4_fu_605_p1 = $signed(ret_V_11_fu_599_p2);

assign sext_ln1118_6_fu_862_p1 = $signed(shl_ln1118_5_fu_855_p3);

assign sext_ln1118_8_fu_451_p1 = $signed(p_Val2_20_reg_1305);

assign sext_ln1118_fu_407_p1 = $signed(shl_ln_fu_400_p3);

assign sext_ln1192_fu_382_p1 = p_Val2_2_reg_1277;

assign sext_ln700_3_fu_957_p1 = grp_fu_1240_p3;

assign sext_ln703_13_fu_734_p1 = $signed(grp_generic_sincos_10_6_s_fu_231_ap_return_0);

assign sext_ln703_14_fu_879_p1 = $signed(r_V_39_fu_866_p2);

assign sext_ln703_15_fu_758_p0 = grp_generic_sincos_10_6_s_fu_231_ap_return_1;

assign sext_ln703_15_fu_758_p1 = sext_ln703_15_fu_758_p0;

assign sext_ln703_1_fu_531_p1 = $signed(r_V_31_fu_517_p3);

assign sext_ln703_2_fu_535_p1 = $signed(r_V_32_fu_524_p3);

assign sext_ln703_4_fu_776_p1 = $signed(grp_generic_sincos_10_6_s_fu_241_ap_return_0);

assign sext_ln703_5_fu_789_p1 = $signed(grp_generic_sincos_10_6_s_fu_246_ap_return_1);

assign sext_ln703_6_fu_664_p1 = $signed(outcos_V_9_reg_1395);

assign sext_ln728_2_fu_820_p1 = $signed(lhs_V_1_fu_813_p3);

assign sext_ln728_fu_977_p1 = $signed(rhs_V_fu_969_p3);

assign shl_ln1118_1_fu_411_p3 = {{p_Val2_2_reg_1277}, {1'd0}};

assign shl_ln1118_4_fu_848_p3 = {{mul_ln1118_reg_1426}, {3'd0}};

assign shl_ln1118_5_fu_855_p3 = {{mul_ln1118_reg_1426}, {1'd0}};

assign shl_ln1118_6_fu_478_p3 = {{p_Val2_20_reg_1305}, {3'd0}};

assign shl_ln_fu_400_p3 = {{p_Val2_2_reg_1277}, {3'd0}};

assign sub_ln1118_fu_439_p2 = ($signed(14'd0) - $signed(sext_ln1118_fu_407_p1));

assign sub_ln703_fu_566_p2 = (p_Val2_9_reg_1261_pp0_iter1_reg - p_Val2_4_reg_1286_pp0_iter1_reg);

assign y_0_V = trunc_ln708_1_reg_1502_pp0_iter11_reg;

assign y_1_V = {{ret_V_30_fu_1116_p2[33:24]}};

assign y_2_V = $signed(outsin_V_12_reg_1512_pp0_iter11_reg);

assign y_3_V = {{ret_V_36_fu_1137_p2[41:32]}};

assign y_4_V = trunc_ln708_10_reg_1547;

always @ (posedge ap_clk) begin
    r_V_38_reg_1335[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter2_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter3_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter4_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter5_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter6_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter7_reg[0] <= 1'b0;
    r_V_38_reg_1335_pp0_iter8_reg[0] <= 1'b0;
    ret_V_24_reg_1360[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter3_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter4_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter5_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter6_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter7_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter8_reg[0] <= 1'b0;
    ret_V_24_reg_1360_pp0_iter9_reg[0] <= 1'b0;
end

endmodule //myproject
