// Seed: 1561530379
module module_0 ();
  wire id_1;
  assign module_2._id_0 = 0;
  assign module_1.id_0  = 0;
  wire id_2;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  always begin : LABEL_0
    id_1 = id_0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd39
) (
    output uwire _id_0
);
  logic [id_0 : 1 'b0] id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wand id_6,
    inout tri id_7,
    input supply0 id_8,
    input wand id_9,
    output wor id_10
);
  wire id_12 = id_5;
  module_0 modCall_1 ();
endmodule
