core_cm3.h:1405:22:void NVIC_SetPriority(IRQn_Type, uint32_t)	16	static
core_cm3.h:1532:26:uint32_t SysTick_Config(uint32_t)	16	static
clock_15xx.h:500:20:void Chip_Clock_SetSysTickClockDiv(uint32_t)	16	static
iocon_15xx.h:95:20:void Chip_IOCON_PinMuxSet(LPC_IOCON_T*, uint8_t, uint8_t, uint32_t)	24	static
gpio_15xx.h:158:20:void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T*, uint8_t, uint8_t)	16	static
gpio_15xx.h:458:24:uint32_t Chip_GPIO_ReadValue(LPC_GPIO_T*, uint8_t)	16	static
atomic_base.h:99:3:constexpr std::memory_order std::operator&(std::memory_order, std::__memory_order_modifier)	16	static
lab1.cpp:31:6:void SysTick_Handler()	8	static
lab1.cpp:39:6:void Sleep(int)	16	static
lab1.cpp:51:6:void SW1_Init()	8	static
lab1.cpp:60:6:bool SW1_read()	8	static
lab1.cpp:64:5:int main()	16	static
atomic_base.h:284:7:std::__atomic_base<_IntTp>::operator std::__atomic_base<_IntTp>::__int_type() const volatile [with _ITp = int]	24	static
atomic_base.h:314:7:std::__atomic_base<_IntTp>::__int_type std::__atomic_base<_IntTp>::operator--(int) volatile [with _ITp = int]	32	static
atomic_base.h:295:7:std::__atomic_base<_IntTp>::__int_type std::__atomic_base<_IntTp>::operator=(std::__atomic_base<_IntTp>::__int_type) volatile [with _ITp = int]	32	static
lab1.cpp:120:1:void __static_initialization_and_destruction_0(int, int)	16	static
lab1.cpp:120:1:cpp)	8	static
