D. C. Daly and A. P. Chandrakasan, "A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy," in IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 3030-3038, Nov. 2009, doi: 10.1109/JSSC.2009.2032699. keywords: {Stacking;Switches;CMOS process;Linearity;Sampling methods;Voltage;Boosting;Feedback;IIR filters;Clocks;ADC;analog-digital conversion;calibration;comparators (circuits);low-power electronics;reassignment;redundancy;ultra-low-voltage operation},