id	area	title	year	x	y	ix
261136	Arch	configurable heterogeneous mpsoc architecture exploration using abstraction levels	2008	-1.6544257572181034	12.865535673343766	261163
261354	Arch	adaptive runtime management of heterogenous mpsocs: analysis, acceleration and silicon prototype	2014	-1.185055779747163	13.90923095649781	261381
261440	Arch	combining software and hardware lcs for lightweight on-chip learning	2011	-2.523503028002927	12.698047013668607	261467
261492	EDA	evaluating schedulers in a reconfigurable multicore heterogeneous system	2016	0.15027462218817866	14.102674967347697	261519
261534	EDA	a parallel adaptable routing algorithm and its implementation on a two-dimensional array processor	1987	-3.1309861909853702	14.448700748618426	261561
261610	Arch	architectural considerations for a microprogrammable emulating engine using bitslices	1980	-0.7043123060650522	12.609460142871313	261637
261957	EDA	a compositional modelling framework for exploring mpsoc systems	2009	-2.42504854028301	11.579851496029839	261984
261967	Arch	exploration of energy efficient acceleration concepts for the rohcv2 in lte handsets	2011	-1.4767806190048995	13.554918570700627	261994
262012	Arch	a dynamic modulo scheduling with binary translation: loop optimization with software compatibility	2016	-1.3781922476860056	13.419055308536672	262039
262038	Arch	understanding the memory behavior of emerging multi-core workloads	2009	0.1379126476924528	14.600963084436572	262065
262074	HPC	quality-configurable memory hierarchy through approximation: special session	2017	-1.0032772968537849	14.719272883722663	262101
262097	EDA	an assembler driven verification methodology (advm)	2004	-2.5439106767956816	11.740844599903786	262124
262098	PL	scheduling and mapping: software pipelining in the presence of structural hazards	1995	-1.3485943199998196	11.891500375175138	262125
262160	Embedded	modern software architecture for embedded real-time devices: high value, little overhead	2016	-0.8439448843139294	12.787963034997071	262187
262348	HPC	xputers: very high throughput by innovative computing principles	1990	-0.4448058024197215	11.34601172556103	262375
262414	Embedded	internet of things platform on arm/fpga using embedded linux	2017	-1.8311675465192292	12.793541193384941	262441
262452	EDA	an mpsoc design approach for multiple use-cases of throughput constrainted applications	2011	-1.3258443489106255	13.772316754121785	262479
263003	Embedded	low power hevc software decoder for mobile devices	2015	-1.3318319156407037	13.876142408651091	263030
263091	DB	fpgas: a new point in the database design space	2010	-0.8731826366082139	12.145723126639087	263118
263245	EDA	a faster implementation of aplace	2006	-2.1568294922927382	11.605867829955368	263272
263267	Arch	a multi-core architecture of digital back-end for large mutual capacitance touch sensing systems	2015	-3.1774694550931253	13.701846006949966	263294
263517	EDA	powerbit - power aware arithmetic bit-width optimization	2006	-3.1640828545656228	13.036723872735797	263544
263534	EDA	configurable cache subsetting for fast cache tuning	2006	-1.5301498413448296	13.101004287682596	263561
263871	EDA	an evaluation of code generation strategies targeting hardware for the rapid prototyping of sdl-specifications	2000	-1.7256174423441837	11.960372027811225	263898
263916	EDA	handling design and implementation optimizations in equivalence checking for behavioral synthesis	2013	-2.861731609097084	11.302771417017471	263943
264085	Vision	a survey of distributed computer vision algorithms	2010	-1.2238748053434017	11.415219496984562	264112
264111	Arch	a resource-efficient communication architecture for chip multiprocessors on fpgas	2011	-1.9989128056835983	14.994807771608743	264138
264272	Embedded	responsive multithreaded processor for distributed real-time systems	2005	-2.4012019100997795	13.470740242308883	264299
264543	Embedded	off-chip/on-chip gateway architecture for mixed-criticality systems based on networked multi-core chips	2015	-1.6036458482278642	13.899228148636384	264570
264561	EDA	architecture, memory and interface technology integration of an industrial/academic configurable system-on-chip (csoc)	2003	-3.3455934148397533	12.915300083290004	264588
264588	EDA	design of a pipelined datapath synthesis system for digital signal processing	1994	-2.8884309691199634	12.091478569227231	264615
264618	Arch	hardware/software tradeoffs for increased performance	1982	-0.6240251250468085	12.493085055813793	264645
264736	Arch	microprogrammed implementation of a single chip microprocessor	1978	-3.1626539942001184	12.168960701446904	264763
264838	HPC	pn: a tool for improved derivation of process networks	2007	-1.0903406728889442	12.071826905146143	264865
264957	Arch	design of the ibm enterprise system/9000 high-end processor	1992	-0.054925867068535326	13.82284235853304	264984
265070	EDA	design-space exploration for block-processing based temporal partitioning of run-time reconfigurable systems	2000	-1.8425230619728798	13.217119152435892	265097
265123	EDA	an efficient design space exploration methodology for on-chip multiprocessors subject to application-specific constraints	2008	-2.2785153970683862	13.293751398401358	265150
265154	EDA	bioinformatics application of a scalable supercomputer-on-chip architecture.	2003	-2.0605512024275097	12.34191259037364	265181
265201	EDA	amulet1: a micropipelined arm	1994	-3.1570535222463327	12.207227352973087	265228
265416	SE	dynamic precision management for loop computations on reconfigurable architectures	1999	-0.4223425542838538	12.084047646524837	265443
265440	EDA	timing analysis of tasks on runtime reconfigurable processors	2017	-0.2545948103937936	13.877897128949769	265467
265543	HPC	viper: a multiprocessor soc for advanced set-top box and digital tv systems	2001	-2.497467830514072	12.69914178238566	265570
265546	Arch	performance evaluations of a multithreaded java microcontroller	2000	0.3556492777014606	13.616228045830136	265573
265564	EDA	energy optimization of distributed embedded processors by combined data compression and functional partitioning	2003	-1.3147040087936228	13.503579483524337	265591
265688	EDA	removing overhead from high-level interfaces	2012	-1.5252063538637135	11.995895377316446	265715
265810	EDA	virtual prototyping of embedded platforms for wireless and multimedia	2006	-2.813665634415416	11.779543499561276	265837
265817	Arch	array replication to increase parallelism in applications mapped to configurable architectures	2005	0.21829333898265027	13.575917055574472	265844
265907	EDA	approximate computing of two-variable numeric functions using multiplier-less gradients	2017	-3.051190314843444	12.658886605280228	265934
265951	EDA	a multi-core debug platform for noc-based systems	2007	-2.828686383713709	13.130069778848322	265978
266068	HPC	computer science - architecture - re-inventing the x86 architecture: quad-core and beyond	2006	-0.3689675176160105	12.802180262682922	266095
266080	Arch	a predictive decode filter cache for reducing power consumption in embedded processors	2007	-0.06552160157681446	14.758243079615172	266107
266147	EDA	power and performance tabu search based multicore network-on-chip design	2010	-2.2610780187531407	14.61323959061153	266174
266428	EDA	design space exploration for embedded systems using co-simulation	2014	-2.2420832488679032	12.213130424127435	266455
266500	EDA	rapid implementation and optimisation of dsp systems on sopc heterogeneous platforms	2005	-2.3022842901588096	12.492685851683873	266527
266567	Embedded	zyndroid: an android platform for software/hardware coprocessing	2014	-1.3154703655503062	12.338939760295967	266594
266575	HPC	toward efficient many-core scheduling of partial expansion graphs	2018	-0.6657596399987581	11.339113183639732	266602
266624	SE	signal processing a new programming environment for software defined radio applications	2008	-2.527976793528368	12.879585785904148	266651
266735	EDA	implementation techniques for evolvable hw systems: virtual vs. dynamic reconfiguration	2012	-2.3945095582546223	13.119903334511314	266762
266873	Arch	write-once-memory-code phase change memory	2014	-0.14696727444127836	14.990860846608243	266900
266876	EDA	demo gpstudio: a toolchain for fpga-based smart cameras: demo paper	2016	-1.8191074948292976	12.245612532360274	266903
266946	HPC	sparse tensor factorization on many-core processors with high-bandwidth memory	2017	0.028063818445979674	11.413470129079055	266973
267042	EDA	energy-aware scratch-pad memory partitioning for embedded systems	2014	-0.7101389119682914	14.396134223793444	267069
267315	HPC	a parallel vlsi architecture for unformatted data processing	1988	-1.9417733047398067	11.343186007625945	267342
267417	HPC	conflict-free access of vectors with power-of-two strides	1992	-0.037130937286814186	13.724770391829288	267444
267851	ML	digital processing of radar signals using industrial computers with vector altivec units	2010	-1.6583690503479058	11.519819378247638	267878
268205	DB	dram cache access optimization leveraging line locking in tag cache: work-in-progress	2018	0.4473848953491472	14.12894817447608	268232
268340	Embedded	program sections allocation to scratchpad memory based on frequency analysis	2008	-0.5274523089430705	14.493559743224065	268367
268435	HPC	scout: a data-parallel programming language for graphics processors	2007	0.3211086219689229	11.383744149744047	268462
268605	EDA	communication-sensitive loop scheduling for dsp applications	1997	-1.386698394898623	12.403978465214687	268632
268849	EDA	run-time adaption for highly-complex multi-core systems	2013	-0.08929934472946903	12.677768536241725	268876
268936	EDA	novel noc topology construction for high-performance communications	2011	-2.398078143565189	15.024412104967336	268963
268982	SE	an environment for dataflow program development of parallel processing system-harray	1991	-1.5663244136610752	11.303021590410044	269009
269009	Arch	snug set-associative caches: reducing leakage power of instruction and data caches with no performance penalties	2007	-0.8703962715799862	14.989355681104838	269036
269261	EDA	hardware software partitioning of control data flow graph on system on programmable chip	2015	-1.9614218184360883	12.813227916139734	269288
269277	EDA	power-aware partitioning of data converters	2010	-2.7977296688262205	13.318020095298918	269304
269286	HPC	highly optimized full gpu-acceleration of non-hydrostatic weather model scale-les	2013	0.4850525978878082	11.441112794885873	269313
269503	EDA	microcontroller energy consumption estimation based on software analysis for embedded systems	2015	-1.7852253741200867	13.795549132480993	269530
269612	EDA	sharf: an fpga-based customizable processor architecture	2009	-1.2203885174967888	13.111203165843596	269639
269668	Arch	ten ways to waste a parallel computer	2009	0.3501123064494852	12.129062698231056	269695
269712	Arch	foreword to the special issue	1998	0.4059739172527951	12.928138910758864	269739
269928	EDA	exploring the processing-in-memory design space	2017	-2.4028064342363007	14.22668714569007	269955
270033	EDA	an mig-based compiler for programmable logic-in-memory architectures	2016	-1.4966858073777305	13.460838520854988	270060
270036	EDA	l0 buffer energy optimization through scheduling and exploration	2004	-0.8687012402228592	13.958428698703678	270063
270073	HPC	correlation ratio based volume image registration on gpus	2015	-0.11762029093268304	11.64644042852185	270100
270118	Arch	ssketch: an automated framework for streaming sketch-based analysis of big data on fpga	2015	-0.2495327300857941	11.681780635477695	270145
270192	Arch	the message-driven processor: a multicomputer processing node with efficient mechanisms	1992	-0.7845660336877872	13.314825302778546	270219
270247	Arch	reducing power consumption for high-associativity data caches in embedded processors	2003	-0.5559363671697786	14.671119564300337	270274
270301	Embedded	composable power management with energy and power budgets per application	2011	-0.3376092055790256	14.183643255953713	270328
270535	Arch	the design of a network-on-chip architecture based on an avionic protocol	2014	-2.117166713802612	14.913093998832974	270562
270593	Embedded	a complexity effective communication model for behavioral modeling of signal processing applications	2003	-0.03716286461828785	13.413060380998928	270620
270609	HPC	optimizing latency under throughput requirements for streaming applications on cluster execution	2005	-0.6707837912045133	13.601690682511144	270636
270679	EDA	integrating algorithmic parameters into benchmarking and design space exploration in 3d scene understanding	2016	-0.7569709918498346	12.84385575361373	270706
270741	EDA	automatic hardware-efficient soc integration by qos network on chip	2004	-2.9528340456831144	12.756397595863948	270768
270818	DB	data partitioning with a realistic performance model of networks of heterogeneous computers	2004	-0.13356907358120268	11.320897343151346	270845
271019	HPC	the morphosys parallel reconfigurable system	1999	-2.147643030914048	12.706699011420724	271046
271137	EDA	a novel statistical power model for integrated gpu with optimization	2017	-0.6214152075612929	13.590739184930527	271164
271205	EDA	a load/store unit for a memcpy hardware accelerator	2007	-0.3237577431229337	12.984868615564876	271232
271307	PL	a comparison of modulo scheduling techniques for software pipelining	1996	0.17421784457875988	11.642361820540426	271334
271308	EDA	nncore: a parameterized non-linear function generator for machine learning applications in fpgas	2017	-1.7748264554468547	11.514279529414571	271335
271328	HPC	eri sorting for emerging processor architectures	2009	0.3183033060528426	11.6796572579907	271355
271351	EDA	the design and implementation of a noc system based on sockit	2016	-2.5386648924856923	14.03950616325783	271378
271424	EDA	design space exploration based on multiobjective genetic algorithms and clustering-based high-level estimation	2013	-2.9281897708018683	11.750440571751597	271451
271427	HPC	system-level performance optimization of the data queueing memory management in high-speed network processors	2002	0.4914433141926778	14.638333479625746	271454
271455	Arch	a buffered dual-access-mode scheme designed for low-power highly-associative caches	2013	-0.6089258876903668	14.764585632279779	271482
271479	EDA	design retargetable platform system for microprocessor functional test	2003	-3.1282850012002847	11.961990519761608	271506
271508	Vision	performance and economic evaluations in adopting low power architectures: a real case analysis	2017	-0.5272564495308165	12.324419801549116	271535
271559	Arch	computer architecture in the 1990s	1991	-3.345167287117845	12.577905355932785	271586
271665	EDA	omnigraph: a scalable hardware accelerator for graph processing	2017	-0.5284965587372457	11.322968140723965	271692
271670	EDA	cache designs with partial address matching	1994	-2.0744676744141683	12.955797207456035	271697
271798	AI	area constrained performance optimized asnoc synthesis with thermal‐aware white space allocation and redistribution	2018	-2.455324245666851	14.615186646774735	271825
271828	EDA	using synchronizers for refining synchronous communication onto hardware/software architectures	2007	-2.074991061982704	11.76324143481367	271855
271856	EDA	a fast parallel matrix multiplication reconfigurable unit utilized in face recognitions systems	2009	-1.405209159703437	11.526023552409573	271883
271889	EDA	predictive system shutdown and other architectural techniques for energy efficient programmable computation	1996	-2.8310562847708014	13.271779493465221	271916
271917	Arch	bootstrapping: using smt hardware to improve single-thread performance	2018	0.36163129656985904	13.140545946450697	271944
272082	Arch	energy efficient scheduling of hpc-jobs on virtualize clusters using host and vm dynamic configuration	2012	0.3847201562539533	14.990207575686126	272109
272090	EDA	energy-efficient wireless interconnection framework for multichip systems with in-package memory stacks	2017	-2.4368537732903643	15.020406184841702	272117
272172	Arch	designing the tfp microprocessor	1994	-0.8225992565135973	13.18965101467751	272199
272198	EDA	foreground memory management in data path synthesis	1992	-0.2764297372115208	13.98183251473581	272225
272254	HPC	design space exploration of the turbo decoding algorithm on gpus	2010	-1.4342953636456472	13.13966383767561	272281
272359	EDA	fundamental underpinnings of reconfigurable computing architectures	2015	-2.0179952152001492	13.240202119645062	272386
272368	EDA	enhancements of reconfigurable system-on-chip data processing units for space application	2007	-2.9626301463822937	12.727487061292141	272395
272373	HPC	cph ct toolbox: a performance evaluation	2015	-0.1328730924062218	11.334152267800189	272400
272653	Arch	an efficient, practical parallelization methodology for multicore architecture simulation	2006	-0.3992296864970004	12.093300553707461	272680
272749	HPC	new mp-soc profiling tools based on data mining techniques. (nouveaux outils de profilage de mp-soc basés sur des techniques de fouille de données)	2014	0.2484783706334598	12.7668627574142	272776
272931	EDA	exploring non-traditional hardware-software interaction	2006	-1.982456618042552	12.199310425035064	272958
273121	EDA	improving the reliability of embedded systems with cache and spm	2009	-0.8642412863169733	14.994629714400954	273148
273176	EDA	network interface design based on mutual interface definition	2010	-2.9236474228300926	13.946809423909093	273203
273228	SE	standardizing the compact model developments for emerging transistors	2014	-3.3306371979951517	11.792210614449516	273255
273453	EDA	automatic generation of customized discrete fourier transform ips	2005	-2.423286593387427	12.272425785448544	273480
273781	Embedded	a post-compiler approach to scratchpad mapping of code	2004	-0.6767011732594388	13.875544293964028	273808
273856	EDA	tightly integrated design space exploration with spatial and temporal partitioning in sparcs	2000	-2.4595778109256643	12.069439715092551	273883
274029	EDA	high throughput architecture for octagon network on chip	2009	-2.574812808570067	15.011989876250155	274056
274033	EDA	energy-efficient reconfigurable computing using a circuit-architecture-software co-design approach	2011	-1.6680671020186957	14.704661842124825	274060
274079	Arch	a framework for coarse-grain optimizations in the on-chip memory hierarchy	2007	-0.3878212577296768	14.297632097518733	274106
274137	Arch	operating system power minimization through run-time processor resource adaptation	2006	-0.7505668883577162	14.680411686893914	274164
274292	Arch	the design of a modulo scheduler for a superscalar risc processor	1996	-0.12689414896890328	13.062401173214164	274319
274295	Arch	high-throughput, lossless data compresion on fpgas	2011	-0.8209174783921768	13.598972567964118	274322
274367	SE	portable real-time software for 8-bit microprocessors	1985	-0.8246813084448361	11.917407981445509	274394
274521	EDA	towards a heterogeneous simulation kernel for system-level models: a systemc kernel for synchronous data flow models	2004	-1.0983654216560317	12.224546962355511	274548
274647	EDA	caliber: a software pipelining algorithm for clustered embedded vliw processors	2001	-0.7090241028795478	13.403308189747728	274674
274758	Robotics	automatic debugging of system-on-a-chip designs	2009	-2.399652444012022	11.858969845855484	274785
274790	EDA	a model reduction approach for improving discrete event simulation performance	2013	-2.5162017636657783	11.71138540407351	274817
274927	PL	optimal integrated code generation for clustered vliw architectures	2002	-1.328832940890055	12.387769730698281	274954
275438	Arch	techniques for adapting industrial simulation software for power devices and networks to multi- and many-core architectures	2014	-0.005482471384606638	12.37901966318143	275465
275518	Mobile	from asic to asip: the next design discontinuity	2002	-3.072588594350796	12.498416326513993	275545
275690	Arch	analysis of embedded video coder systems: a system-level approach	2006	-2.3498298343564232	12.465286356148727	275717
275749	EDA	embedded system environment: a framework for tlm-based design and prototyping	2010	-2.1761446877894848	11.911196607090886	275776
275883	EDA	customization methodology of a coarse grained reconfigurable architecture	2014	-1.6601450416795434	13.164990165594007	275910
276002	EDA	accelerating system-level design tasks using commodity graphics hardware: a case study	2009	-0.3856179993454501	11.41930126931043	276029
276172	Arch	modulo scheduling with integrated register spilling for clustered vliw architectures	2001	-0.2452577632844181	14.297129779134098	276199
276200	EDA	run-time generation of partial fpga configurations for subword operations	2012	-1.816514162775888	12.753472181718347	276227
276290	HPC	coarse grained parallelized scientific applications on a cost efficient intel atom based cluster	2011	0.4180574638564091	12.189606794652908	276317
276426	EDA	temporal parallel simulation: a fast gate-level hdl simulation using higher level models	2011	-1.5184551887591102	12.873253582165134	276453
276442	EDA	input entry integration for an auto-memoization processor	2011	-1.2792060312133793	11.394385769919586	276469
276478	HPC	a performance modeling and analysis environment for reconfigurable computers	1998	-0.2315058298971505	12.392964398699254	276505
276883	HPC	powerock: power modeling and flexible dynamic power management for many-core architectures	2017	-0.4633183228844564	14.680595617744679	276910
276885	EDA	hardware prototyping of novel invasive multicore architectures	2012	-0.5846863104933515	13.673806886203039	276912
276886	EDA	reconfigurable embedded systems: an application-oriented perspective on architectures and design techniques	2005	-2.2347966162555193	12.585287182483745	276913
276975	Arch	toward composable hardware agnostic communications blocks - lessons learned	2016	-2.9867064136026165	12.512708648600778	277002
277004	Embedded	write buffer-oriented energy reduction in the l1 data cache of two-level caches for the embedded system	2010	-0.31020480190898314	14.931082747688535	277031
277144	Robotics	"""a software/hardware codesigned hands free system on a """"resizable"""" block-floating-point dsp"""	2004	-2.575452335663864	12.022682740337913	277171
277403	Arch	floating point micropipeline performance	1998	-1.147366963369739	12.483800252546322	277430
277498	Arch	orbit: effective issue queue soft-error vulnerability mitigation on simultaneous multithreaded architectures using operand readiness-based instruction dispatch	2008	-1.0311239931389709	14.887847405309465	277525
277524	EDA	temperature-aware dynamic voltage and frequency scaling enabled mpsoc modeling using stochastic activity networks	2018	-1.4929484215354294	14.745623403675987	277551
277579	EDA	a floorplan-aware interactive tool flow for noc design and synthesis	2009	-2.7258174688855803	12.09771219693457	277606
277629	EDA	performance characterization and design guidelines for efficient processor–fpga communication in cyclone v fpsocs	2018	-3.050131361295879	12.801941546304679	277656
277671	Arch	the edram based l3-cache of the bluegene/l supercomputer processor node	2004	-0.5218760488324041	13.39750752726331	277698
277798	Arch	partitioned register files for vliws: a preliminary analysis of tradeoffs	1992	-1.9124565064346364	13.490000227974269	277825
277827	EDA	ferp interface and interconnect cores for stream processing applications	2004	0.3856964513476258	12.29295132489967	277854
277925	HPC	resource and delay efficient matrix multiplication using newer fpga devices	2006	-1.4542641087835333	11.647837424476664	277952
277952	Arch	heterogeneous computing meets near-memory acceleration and high-level synthesis in the post-moore era	2017	-0.4320459959054713	12.957614911359398	277979
277982	HPC	efficient scheduling of nested parallel loops on multi-core systems	2009	0.4970604598709996	12.969703436664393	278009
278028	EDA	phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy	2008	-1.206645077103469	13.882187645139467	278055
278138	EDA	a survey of noc evaluation platforms on fpgas	2016	-2.2952888503881264	13.520429323425619	278165
278165	EDA	a portable open-source controller for safe dynamic partial reconfiguration on xilinx fpgas	2015	-2.5136875384797435	12.713328498620415	278192
278349	HPC	clmagma: high performance dense linear algebra with opencl	2014	0.39025144184678506	11.320587593107676	278376
278372	Arch	streaming scratchpad memory organization for video applications	2004	-1.232078411884608	13.583932051164044	278399
278462	HPC	parallel processing and applied mathematics	2016	0.42771179033383694	11.971986123581116	278489
278588	EDA	formal verification of reconfigurable cores	1999	-3.0594248357586062	11.774509165774141	278615
278630	EDA	a low-energy reconfigurable fabric for the supercisc architecture	2006	-3.311965237242012	13.175121329601334	278657
278784	EDA	improving cache efficiency via resizing + remapping	2007	-0.14313650760686938	14.898210400735334	278811
278884	Robotics	global approach to assignment and scheduling of complex behaviors based on hcdg and constraint programming	2003	-1.9899278246903291	12.296502259657972	278911
278999	EDA	an efficient retargetable framework for instruction-set simulation	2003	-1.8508753443786141	11.965352687957315	279026
279054	Arch	deadline-constrained clustered scheduling for vliw architectures using power-gated register files	2014	-0.6776182316602126	14.234216183711133	279081
279146	Arch	an application development framework for arise reconfigurable processors	2009	-0.963618761255877	12.673587116743667	279173
279161	Embedded	hardware support for error detection in multiprocessor systems - a case study	1993	-0.19764473285349826	12.607560953585715	279188
279353	Arch	reconfigurable instruction set processors: a survey	2000	-1.3265237272953383	12.938593756250446	279380
279558	EDA	gmtest: an industry-wide database of vlsi layouts for quality control	2006	-3.3004157624135293	11.937377348579819	279585
279559	EDA	software-managed automatic data sharing for coarse-grained reconfigurable coprocessors	2012	-0.1239003100826782	13.772118139076538	279586
279651	EDA	design and optimization of a horizontally partitioned, high-speed, 3d tree-based fpga	2015	-2.756112812043739	14.799240436303622	279678
279653	EDA	hybrid shared-memory and message-passing multiprocessor system-on-chip for uwb mac	2012	-1.025225991120892	13.522345380197361	279680
279762	EDA	exploiting application locality to design fast, low power, low complexity neural classifiers	2005	-2.678049273096476	13.232741308048015	279789
279824	Visualization	considerations in the design of a boundary scan runtime library	2013	-2.8604571699750663	11.763275289005142	279851
279833	HPC	design space exploration towards a realtime and energy-aware gpgpu-based analysis of biosensor data	2011	-1.215863511232356	14.141202436732064	279860
279949	EDA	a parallel transitive closure computation algorithm for vlsi test generation	2002	-1.3301113237157614	11.535111267869448	279976
280009	HPC	parallelization schemes for memory optimization on the cell processor: a case study on the harris corner detector	2011	-0.1821430115321252	11.818817054759975	280036
280028	EDA	a learning-based thermal-sensitive power optimization approach for optical nocs	2018	-2.7996589567602506	15.026865449969653	280055
280131	Arch	a software-defined soc memory bus bridge architecture for disaggregated computing	2018	-0.8223375032953202	14.126914364238043	280158
280396	Arch	exploiting program execution phases to trade power and performance for media workload	2004	-0.00058039816672942	14.723162525946574	280423
280407	Arch	data prefetching for digital alpha	1999	-0.14638687732737307	13.498571460931812	280434
280520	EDA	very rapid prototyping of wearable computers: a case study of vuman 3 custom versus off-the-shelf design methodologies	1998	-2.2413647680660103	11.507155379301881	280547
280566	EDA	a framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths	2014	-1.5591764897798177	13.106021419063245	280593
280615	HPC	analysis of photonic networks for a chip multiprocessor using scientific applications	2009	-2.572136188989023	14.849784245324154	280642
280700	HPC	parallel processing and multimedia	1997	-2.604248639826136	13.791580764952533	280727
280812	Arch	a low overhead fault tolerant coherence protocol for cmp architectures	2007	-2.9348962568493158	14.533985236525506	280839
281100	Arch	simulation of an integrated architecture for ip-over-atm frame processing	2002	-2.137565710582566	14.788000301681269	281127
281178	Arch	cost-effective optics: enabling the exascale roadmap	2009	0.28611083422101785	12.439819767999944	281205
281202	EDA	design and implementation of a memory generator for low-energy application-specific block-enabled srams	2005	-2.087354584005193	13.51674785436223	281229
281222	Arch	coordinated power-performance optimization in manycores	2013	-0.31248899240481426	15.100934142322755	281249
281292	Arch	totem: custom reconfigurable array generation	2001	-2.234936515906057	12.34884221710026	281319
281695	Arch	an evaluation of two-stage systematic sampling in micro-architecture simulation	2008	-0.5955917858413244	13.03498039503842	281722
281764	HPC	ft64: scientific computing with streams	2007	-0.06759860184268884	11.682981938355045	281791
281777	EDA	enabling large-scale pervasive logic verification through multi-algorithmic formal reasoning	2006	-3.090333080682801	11.403908656249266	281804
281828	EDA	an algorithm for component selection in performance optimized scheduling	1991	-2.456054918802588	12.238558831394355	281855
282038	EDA	processor virtualization and split compilation for heterogeneous multicore embedded systems	2008	0.3595576673363833	12.639095749443321	282065
282039	OS	performance-driven system generation for distributed vertex-centric graph processing on multi-fpga systems	2018	-0.07471045581014278	12.67278819017014	282066
282041	Arch	a low-power instruction replay mechanism for design of resilient microprocessors	2014	-0.7883867889406825	14.892096362975836	282068
282158	Embedded	software architectures for real-time embedded applications for broadcasting	2007	-2.6396328596778416	12.00776224646041	282185
282236	EDA	mobile system considerations for sdram interface trends	2011	-2.445368861604605	13.222176651520511	282263
282257	DB	neural computing on a one dimensional simd array	1989	-1.1478377583966126	11.475327795127013	282284
282307	Arch	sorting on architecturally diverse computer systems	2009	-0.4720638552931071	12.344667671648494	282334
282313	HPC	speedup and energy analysis of eeg classification for bci tasks on cpu-gpu clusters	2018	-0.4527967087270958	11.63388601937374	282340
282506	Arch	mapping and optimization of the avs video decoder on a high performance chip multiprocessor	2010	-1.067911824492758	13.80540697674292	282533
282693	Arch	instruction level redundant number computations for fast data intensive processing in asynchronous processors	2005	-0.10158162556988956	13.290985829668774	282720
283014	Arch	efficient data access management for fpga-based image processing socs	2009	-1.5952959564241436	11.597858337531823	283041
283198	Arch	memory power management via dynamic voltage/frequency scaling	2011	-0.6685836768819902	14.997204426000287	283225
283260	Arch	loop fusion and reordering for register file optimization on stream processors	2012	0.1088741965429742	14.266256360161655	283287
283489	Embedded	models of computation for specification and design methodology frameworks for parallel and distributed real-time embedded multiprocessor signal processing systems	1999	-2.158598743941771	11.827866400235578	283516
283549	Arch	design, implementation and verification of a customizing ip soft core with fpu support	2014	-2.286240984337207	12.4728844783455	283576
283560	EDA	configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable fpgas	2016	-0.846888072032665	14.344048887555989	283587
283696	HPC	fpmr: mapreduce framework on fpga	2010	0.2394685020637375	12.516662783729599	283723
283899	EDA	using petri nets for data dependency analysis	2000	-2.4414621542266097	11.303281219142953	283926
283905	EDA	electromigration reliability enhancement via bus activity distribution	1996	-2.9673091236744757	14.260805496343362	283932
284215	Embedded	a thread speed control scheme for real-time microprocessors	2011	0.04443802184307569	15.00098137250088	284242
284255	EDA	power aware data type refinement on the hiperlan/2	2003	-2.099382148180538	13.326547808869545	284282
284355	EDA	vawom: temperature and process variation aware wearout management in 3d multicore architecture	2013	-2.643637174863159	14.908881066142206	284382
284683	HPC	algorithm for communication synchronization on reconfigurable processor arrays with faults	2012	-1.6694486200510288	13.305968897766787	284710
284757	EDA	a rule-based static dataflow clustering algorithm for efficient embedded software synthesis	2011	-0.5860832115956852	12.589501026574155	284784
284797	HPC	dynamic load balancing on all-to-all personalized communications using the nnlb principal	2014	-3.144045038000222	14.903275579797654	284824
285265	Embedded	a lightweight framework for the dynamic creation and configuration of virtual platforms in systemc	2016	-1.7958250157234572	12.016273322803853	285292
285307	HPC	improving flexibility in on-line evolvable systems by reconfigurable computing	2007	-2.509104879715089	12.53737297681829	285334
285341	EDA	accurate gpu power estimation for mobile device power profiling	2013	-1.5319857288174554	13.587504139032399	285368
285388	Arch	instruction scheduling and transformation for a vliw unified reduced instruction set computer/digital signal processor processor with shared register architecture	2014	-0.8569690346536452	13.276954444525328	285415
285537	Arch	hybridos: runtime support for reconfigurable accelerators	2008	-0.3283728606774492	12.705353930329943	285564
285655	Arch	perfect strong scaling using no additional energy	2013	-0.15636357776774532	12.918093415080257	285682
285747	ML	machine learning-based temperature prediction for runtime thermal management across system components	2018	-0.4001700327956112	14.69370786825994	285774
285784	EDA	interrupt costs in embedded system with short latency hardware accelerators	2008	-0.9895907629893124	14.27953715511656	285811
285807	Arch	compilation accelerator on silicon	2012	-0.08774487675705794	14.175646095255521	285834
285994	EDA	elastic circuits	2009	-3.1348285083840035	11.880461269799087	286021
286415	Arch	chameleon: virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching	2010	-0.5153545088119068	13.845426769379227	286442
286500	Robotics	multicore parallel implementation of agent emotional processes	2013	-0.8344572450563286	13.500957426341095	286527
286668	HPC	improving dram fault characterization through machine learning	2016	-0.2120799167427156	13.636839230604393	286695
286687	EDA	an edge-endpoint-based configurable hardware architecture for vlsi cad layout design rule checking	1999	-3.326626467360754	12.43673919166496	286714
286796	EDA	reconfigurable frame parser design for multi-radio support on asynchronous microprocessor cores	2007	-2.4433106812261896	12.33313727552108	286823
287107	EDA	fast integrated tools for circuit design with fpgas	1998	-2.8123956718477627	12.158579316447113	287134
287317	EDA	a scalable approach for automated precision analysis	2012	-1.7558072939603355	12.049757693310626	287344
287514	HPC	interconnect challenges for 3d multi-cores: from 3d network-on-chip to cache interconnects	2015	-2.504162742680772	14.21820290882552	287541
287822	NLP	a new kind of parallelism and its programming in the explicitly many-processor approach.	2016	0.36959540663055584	11.940026550432544	287849
287926	EDA	micro-preemption synthesis: an enabling mechanism for multi-task vlsi systems	1997	-0.7125368671361134	13.898102367442306	287953
288012	Arch	an utilization driven framework for energy efficient caches	2008	-0.16488298365497242	14.59183961243587	288039
288221	PL	design space exploration in many-core processors for sound synthesis of plucked string instruments	2013	-1.6211403868342913	12.805966337682447	288248
288354	EDA	asynchronous linear pipelines: an efficient-optimal pipelining algorithm	2008	-3.029561751088006	12.682733632499144	288381
288540	EDA	a timing driven rtl based design flow for multi-fpga rapid prototyping systems	2003	-3.075978679995699	11.507474723896784	288567
288623	EDA	integrated design environment for reconfigurable hpc	2010	-1.6920558188847594	12.178401666894741	288650
288665	EDA	genetic algorithm based engine for domain-specific reconfigurable arrays	2006	-2.6781476855034136	12.26573319482203	288692
289051	EDA	hardware synthesis from c/c++ models	1999	-2.4384605281806864	11.722266787276807	289078
289150	Networks	towards effective portability of packet handling applications across heterogeneous hardware platforms	2005	-1.299123685159714	13.12977098485055	289177
289215	Embedded	runtime architecture adaptation for energy management in embedded real-time systems	2012	-0.498057732721014	15.001010335271234	289242
289358	Arch	ppmc: hardware scheduling and memory management support for multi accelerators	2012	-1.0668010253504163	12.992280411142875	289385
289464	EDA	asynchronous packet-switching for networks-on-chip	2006	-3.0344955559822995	14.345677204815855	289491
289608	Arch	optimizing transfers of control in the static pipeline architecture	2015	0.4705539790571488	13.285394169303329	289635
290138	EDA	hw/sw co-design of dedicated heterogeneous parallel systems: an extended design space exploration approach	2013	-2.031175998838866	12.399055976546776	290165
290226	EDA	processor architecture exploration and synthesis of massively parallel multi-processor accelerators in application to ldpc decoding	2014	-1.9805266901068292	13.192230072935093	290253
290264	EDA	design and implementation of transaction level processor based on uvm	2013	-2.6820470934397616	11.700682481650924	290291
290285	Arch	simplifying instruction issue logic in superscalar processors	2002	-0.1241261593390539	14.53896319496991	290312
290343	EDA	algorithms for optimally arranging multicore memory structures	2010	-0.854081460938976	14.760381962257107	290370
290374	Arch	a scalable architecture for high-throughput regular-expression pattern matching	2006	-1.037930916075701	12.874701105024615	290401
290489	ML	optimal loop unrolling and shifting for reconfigurable architectures	2009	-1.2552223093083452	12.83641857153939	290516
290534	Arch	warped-compression: enabling power efficient gpus through register compression	2015	-0.251478878248947	14.576525336122133	290561
290661	AI	a scalable and customizable processor array for implementing cellular genetic algorithms	2016	-2.004300403269946	13.465494511871436	290688
290774	Embedded	thread assignment optimization with real-time performance and memory bandwidth guarantees for energy-efficient heterogeneous multi-core systems	2012	0.12160572430542516	14.508197070666744	290801
290803	HPC	experiences with a private enterprise cloud: providing fault tolerance and high availability for interactive eda applications	2013	-0.7147061364237515	12.75699490725068	290830
290806	OS	improvement of a petri net-controlled multiprocessor system	1992	0.180885969877368	13.403213128678374	290833
290846	Embedded	criticality evaluation of embedded software running on a pipelined microprocessor and impact of compilation options	2014	0.03893473580691075	14.06673779951401	290873
290939	EDA	minimizing energy consumption based on dual-supply-voltage assignment and interconnection simplification	2006	-2.1382555270904655	14.767358647288495	290966
291010	Embedded	stem: a thermal-constrained real-time scheduling for 3d heterogeneous-isa multicore processors	2018	-1.1807570342943376	14.777820574347912	291037
291052	EDA	a run-time memory protection methodology	2007	-0.8792550181340351	13.545505761118529	291079
291623	HPC	improving an autotuning engine for 3d fast wavelet transform on manycore systems	2014	-0.4106868341436276	11.371126850070818	291650
291720	EDA	a flexible accelerator for layer 7 networking applications	2002	-0.2701625188533605	12.578596260877767	291747
291839	Arch	high performance code compression architecture for the embedded arm/thumb processor	2004	-1.1761684366250291	13.760419589297365	291866
291849	HPC	emerging programming paradigms for large-scale scientific computing	2011	0.22838488048351485	12.422589315519831	291876
292050	Arch	memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces	2008	0.02570739479149381	13.524130574520088	292077
292069	Embedded	software synthesis for real-time information processing systems	1994	-2.185404164863646	11.971042743559849	292096
292370	Embedded	about the functional test of the gpgpu scheduler	2018	-2.396975334880328	12.683930365862029	292397
292504	HPC	task-allocation in a large scaled hierarchical many-core topology	2018	-1.4167178889204093	11.587877473741102	292531
292718	Arch	memory access analysis of many-core system with abundant bandwidth	2015	-0.8580093142190014	13.904599484373845	292745
292782	EDA	combining optimizations in automated low power design	2010	-1.2252081617048982	13.648432228354972	292809
292806	Logic	design and analysis of on-chip cpu pipelined caches	1999	-0.8347143795819024	14.084521301293087	292833
292874	Arch	configurable transactional memory	2007	0.09313404159655601	13.421891204615106	292901
292884	EDA	communication-aware heuristics for run-time task mapping on noc-based mpsoc platforms	2010	-1.3601664651233931	15.003334450882926	292911
293012	EDA	gift: a gravity-directed and life-time based algorithm for temporal partitioning of data flow graphs	2006	-0.7076402384174533	13.787453845808473	293039
293063	HPC	efficient realization of householder transform through algorithm-architecture co-design for acceleration of qr factorization	2018	-0.2810175974667445	11.931853182068698	293090
293115	Arch	implementation and performance evaluation of intel vtune image processing functions in the matlab environment	2003	-1.4591364759885432	11.5669650210155	293142
293465	HPC	megaproto: 1 tflops/10kw rack is feasible even with only commodity technology	2005	-0.5641821043323607	13.123373295692394	293492
293501	Arch	reducing resource redundancy for concurrent error detection techniques in high performance microprocessors	2006	0.3762655504959423	14.42359529551054	293528
293594	EDA	contention-aware task and communication co-scheduling for network-on-chip based multiprocessor system-on-chip	2014	-1.1659579258955182	15.087906783475127	293621
293614	Arch	an efficient compiler technique for code size reduction using reduced bit-width isas	2002	-0.8557202934086314	13.606135530846508	293641
293678	Arch	evaluation of a bvh construction accelerator architecture for high-quality visualization	2018	-0.3073355603284817	12.334869913204672	293705
293682	PL	inaspect: interfacing java and vsipl applications	2005	-1.1210326384081897	11.577862085652654	293709
293684	EDA	algorithms and analysis of scheduling for low-power high-performance dsp on vliw processors	2004	-0.9859005922567884	14.68074521708106	293711
293848	HPC	parallel implementation and optimizations of visibility computing of 3d scene on tianhe-2 supercomputer	2018	0.3700012485670733	11.314785957264442	293875
293983	Arch	probabilistic counter updates for predictor hysteresis and stratification	2006	-0.051614855517200464	14.103196965428904	294010
294056	EDA	software simulator for multiple computer simulation system	1982	-0.2782424110881808	11.462287726616115	294083
294064	HPC	handling large-size discrete wavelet transform on network-based computing systems - parallelization via divisible load paradigm	2009	0.03119266162123622	11.789946460930134	294091
294139	EDA	peer-to-peer hardware-software interfaces for reconfigurable fabrics	2002	-1.2113078846037535	12.726479726077384	294166
294147	EDA	fast, quasi-optimal, and pipelined instruction-set extensions	2008	-1.4026087978369497	13.432745788283595	294174
294312	Arch	warped-re: low-cost error detection and correction in gpus	2015	0.465494684577436	13.842184763859775	294339
294364	EDA	incorporating efficient assertion checkers into hardware emulation	2005	-2.858730118989817	11.35527383163662	294391
294440	EDA	utilizing quad-trees for efficient design space exploration with partial assignment evaluation	2018	-2.7075449263595046	11.931312579516357	294467
294448	Arch	building and optimizing mram-based commodity memories	2014	-0.07677753291194031	15.05949481044782	294475
294656	Arch	applicability of using internal gpgpus in industrial control systems	2014	-0.8023224790386615	12.75238050942296	294683
295099	Arch	a multiple simd, multiple data (msmd) architecture: parallel execution of dynamic and static simd fragments	2013	0.2952857518394062	12.990476521217024	295126
295208	EDA	a programmable unified cache architecture for embedded applications	2000	-1.8253394062793702	13.778114741589802	295235
295210	Arch	the ucsc kestrel application-unspecific processor	2006	-1.0861889626195356	12.02615576190012	295237
295218	EDA	synthesis of an application-specific soft multiprocessor system	2007	-1.7161012283569324	13.389320133697286	295245
295239	EDA	partial order method for timed simulation of system-level mpsoc designs	2009	-0.7847013070618903	14.249039453981421	295266
295259	EDA	torus topology based fault-tolerant network-on-chip design with flexible spare core placement	2018	-2.6747256599178457	15.098928457185805	295286
295367	Arch	a data-driven energy efficient and flexible compute fabric architecture: for adaptive computing applied to ulsi of fft	2014	-2.348351950144732	13.356467622813296	295394
295488	HPC	obtaining the optimal configuration of high-radix combined switches	2013	-2.115012742946948	14.334224073632202	295515
295566	EDA	compiler-assisted leakage- and temperature- aware instruction-level vliw scheduling	2014	-1.1401004379619026	15.081867781317547	295593
295570	EDA	improvement of asic design processes	2002	-0.7082959302400202	12.493699672880187	295597
295626	Arch	programmable routing tables for degradable torus-based networks on chips	2007	-2.7215119626179933	14.93892007766438	295653
295683	EDA	novel formulations for low-power binding of function units in high-level synthesis	1999	-2.9257253626686563	13.034108279397461	295710
295730	EDA	an embedded processor core for consumer appliances with 2.8gflops and 36m polygons/s fpu	2004	-2.9127581150495385	13.326641261833295	295757
295855	EDA	inference of channel types in micro-architectural models of on-chip communication networks	2014	-2.701747473723994	11.498229243626056	295882
295947	EDA	codacs project: a development tool for embedded system prototyping	2004	-1.7310981359533102	12.349912672456751	295974
296219	EDA	mampsx: a design framework for rapid synthesis of predictable heterogeneous mpsocs	2013	-1.7819124834816331	13.180759653645636	296246
296341	HPC	power-performance analysis of metaheuristic search algorithms on the gpu	2015	-0.963817629801372	14.03016259259333	296368
296414	EDA	pdnoc: an efficient partially diagonal network-on-chip design	2013	-1.837557561692729	15.05975108775965	296441
296467	EDA	an integrated automatic design system for complex dsp algorithms	1990	-3.0734035373656616	11.965689529251456	296494
296611	HPC	communication network issues and high-density interconnects in large-scale distributed computing systems	1988	-2.25168715853306	14.118347668126194	296638
296662	Embedded	compiler-directed energy reduction using dynamic voltage scaling and voltage islands for embedded systems	2013	-0.9610107094647036	14.667829123788426	296689
296733	EDA	a methodology for abstracting rtl designs into tl descriptions	2006	-3.0365842805493592	11.33569149574144	296760
296748	EDA	combined hardware selection and pipelining in high-performance data-path design	1992	-2.6659017553870172	12.683599489148548	296775
296793	Arch	virtual ways: efficient coherence for architecturally visible storage in automatic instruction set extensions	2010	-0.29813559407507834	13.978493906822994	296820
296801	Arch	customizing the datapath and isa of soft vliw processors	2007	-1.2678408675696289	13.607812611270573	296828
297029	Arch	exploring ilp and tlp on a polymorphic vliw processor	2017	-0.7340646156276088	14.112885339404835	297056
297089	EDA	refining power consumption estimations in the component based aadl design flow	2008	-3.1900480819118706	11.915227588398366	297116
297161	EDA	a compact transactional memory multiprocessor system on fpga	2010	-0.07579855899563344	12.566767419975488	297188
297282	Arch	profile-guided optimization of critical medical imaging algorithms	2009	0.2805469100223485	11.323988298747963	297309
297371	EDA	eurobus—the uk-designed general-purpose backplane bus	1982	-1.6610472710024409	11.891849497687845	297398
297378	Arch	new multi-core intel xeon processors help design energy efficient solution for high performance computing	2009	-0.567102924842427	13.52468809590339	297405
297460	EDA	metawire: using fpga configuration circuitry to emulate a network-on-chip	2008	-2.559236167921299	14.679677520057206	297487
297516	HPC	the peppher approach to programmability and performance portability for heterogeneous many-core architectures	2011	0.09936221851041853	12.756777916120305	297543
297518	EDA	exploration of heterogeneous reconfigurable architectures (abstract only)	2005	-2.781852424392937	12.958247681260291	297545
297598	EDA	correct hardware design and verification methods	2003	-2.6717602097006967	11.341557333143045	297625
297695	Arch	sector cache design and performance	2000	0.43071346621190815	14.244164908659169	297722
297971	EDA	fpga-based conformance testing and system prototyping of an mpeg-4 sa-dct hardware accelerator	2005	-2.061347569950432	12.553405400787153	297998
298038	EDA	2parma: parallel paradigms and run-time management techniques for many-core architectures	2010	-0.06890109538651389	12.679219955592638	298065
298045	Arch	design and implementation of a noc router supporting multicast	2014	-2.409837938954983	15.02526161661357	298072
298072	EDA	the slowdown or race-to-idle question: workload-aware energy optimization of smt multicore platforms under process variation	2016	-0.3019326792383079	14.715909755380107	298099
298074	EDA	finpage: generating high performance feed-specific parser circuits	2013	-1.5296029420879147	12.645552995816065	298101
298186	SE	formless: scalable utilization of embedded manycores in streaming applications	2012	0.3386919661994467	12.41305764589947	298213
298197	HPC	optimization of sparse matrix-vector multiplication on emerging multicore platforms	2009	0.1454028925873113	11.805738266412346	298224
298294	EDA	microarchitectural synthesis of performance-constrained, low-power vlsi designs	1994	-2.844613512255377	13.064400514709293	298321
298303	Arch	dependence-conscious global register allocation	1994	-0.21213664060237697	11.833435346395182	298330
298384	EDA	main memory energy optimization for multi-task applications	2006	-0.8542548833402401	14.601942241272619	298411
298577	Arch	a low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors	2011	-2.547883533259799	15.087923866115911	298604
298601	Embedded	programming models for hybrid cpu/fpga chips	2004	-2.1898140237108894	12.62472208958994	298628
298926	EDA	autonomous computing systems: a proof-of-concept	2007	-2.23505457954572	12.63347729325815	298953
298994	HPC	performance evaluation of register allocator for the advanced dsp of tms320c80	1998	-1.634049670102663	12.018280573503509	299021
299038	HPC	peripheral memory: a technique for fighting memory bandwidth bottleneck	2015	-0.2039058319973468	14.458671509656535	299065
299041	EDA	a parallel algorithm for fault simulation based on proofs	1995	-1.4151765072498912	11.619466008647976	299068
299048	Arch	on the performance and cost of some pram models on cmp hardware	2008	-0.33780049656551864	11.854423412751059	299075
299085	EDA	software-level instruction-cache leakage reduction using value-dependence of sram leakage in nanometer technologies	2011	-1.0858675198509484	15.01595875098868	299112
299099	EDA	an asic design and formal analysis of a novel pipelined and parallel sorting accelerator	2008	-2.9623383153248346	14.041081932317235	299126
299289	Arch	a case for asymmetric-cell cache memories	2005	-0.5357389479947243	14.950793389724886	299316
299299	EDA	reducing off-chip memory access costs using data recomputation in embedded chip multi-processors	2007	0.4496876652640733	13.978866460445499	299326
299586	HPC	dspone48: a methodology for automatically synthesize hdl focus on the reuse of dsp slices	2017	-2.203172163833138	12.385153062723552	299613
299649	Arch	sequence controllers with standard hardware and custom firmware	1981	-2.8313838591205043	11.88755099651336	299676
299723	HPC	the lass hardware processor	1978	-0.6984302295787027	11.472185690099984	299750
299995	EDA	mapping deep nested do-loop dsp algorithms to large scale fpga array structures	2003	-1.7606409683216968	12.049476748387926	300022
300002	HPC	characterizing energy efficiency of i/o intensive parallel applications on power-aware clusters	2010	0.21206511463096014	14.32514148086863	300029
300077	Embedded	constant rate dataflow model with intermediate ports for efficient code synthesis with top-down design and dynamic behavior	2008	-1.0999619767240902	12.781460546963364	300104
300266	Embedded	a unified framework for throughput analysis of synchronous data flow graphs under memory constraints: work-in-progress	2017	0.04633137520937765	14.003183934292018	300293
300283	EDA	redundancy-aware design space exploration for memory reliability in many-cores.	2017	-0.960186292376886	11.361174618721433	300310
300295	EDA	implementation of a dynamic wordlength simd multiplier	2014	-3.0064361965659265	13.323945143304936	300322
300329	EDA	a specialized low-cost vectorized loop buffer for embedded processors	2011	-0.7174598235737282	12.984496165636733	300356
300484	EDA	flexible fpga design for fdtd using opencl	2017	-1.960985154075652	12.8792551632997	300511
300497	Vision	fpga implementation of real-time image convolutions with three level of memory hierarchy	2003	-1.4334764232441723	12.938054166355126	300524
300548	Embedded	hybrid hardware-software architecture for reconfigurable real-time systems	2008	-1.0012721463435192	13.562738020861895	300575
300593	EDA	automatic identification of application-specific functional units with architecturally visible storage	2006	-0.4103619626264989	13.49447399162714	300620
300839	EDA	automatic generation of software tlm in multiple abstraction layers for efficient hw/sw co-simulation	2010	-2.20876676796342	12.117834981773383	300866
301111	Arch	the s/390 g5 floating-point unit	1999	-2.5716664891010486	12.835289217382195	301138
301247	PL	implications of reduced-precision computations in hpc: performance, energy and error	2017	-0.8059105318712335	12.185134887843322	301274
301460	HPC	adding dataflow-driven execution control to a coarse-grained reconfigurable array	2012	-0.7064550823626479	13.092105497175162	301487
301630	Arch	design space exploration of media processors: a generic vliw architecture and a parameterized scheduler	2007	-1.3360500806380289	13.251333360315368	301657
301713	HPC	accelerating radio astronomy cross-correlation with graphics processing units	2013	-1.254800159301525	11.736827634985836	301740
301715	Arch	ncam: near-data processing for nearest neighbor search	2015	0.25953447763748205	12.090700074775944	301742
302249	Arch	a scalable, multi-thread, multi-issue array processor architecture for dsp applications based on extended tomasulo scheme	2006	-0.7240053127269008	13.008083845120964	302276
302821	EDA	an investigation of chip-level hardware support for web mining	2007	-1.7818989787081962	12.525949767928216	302848
302995	Embedded	system-level power-aware design techniques in real-time systems	2003	-2.199241337142404	13.541924164468226	303022
303013	EDA	on the fpga-based implementation of a flexible waveform from a high-level description: application to lte fft case study	2016	-2.3624295727984244	12.983605491501372	303040
303115	EDA	routing aware placement algorithm and efficient free space management for reconfigurable systems	2010	-1.4778294980362379	13.342228067728277	303142
303195	EDA	a software framework to calculate local temperatures in cmos processors	2016	-3.0819343750450656	13.751540094303115	303222
303364	DB	resource-efficient parallel tree-based join architecture on fpga	2019	-0.2882223745748945	12.898664086471507	303391
303369	EDA	virtual self-timed blocks for systems-on-chip	2006	-2.7964905644395017	12.723789681202568	303396
303531	PL	sea cucumber: a synthesizing compiler for fpgas	2002	-1.4056227622925568	11.94285556738508	303558
303560	EDA	argo: a time-elastic time-division-multiplexed noc using asynchronous routers	2014	-2.8963991507824938	14.766756217824302	303587
303633	HPC	power-performance of multi-threaded multi-core processor: analysis, optimization and simulation	2013	0.037302331082909236	13.000158946814834	303660
303736	EDA	a new parallel systemc kernel leveraging manycore architectures	2016	-0.6145710514207723	12.64813669713577	303763
303896	EDA	study of the impact of aging on many-core energy-efficient dsp systems	2015	-2.4928379619082435	14.58365596991191	303923
303912	Embedded	hardware/software codesign of aerospace and automotive systems	2010	-2.533976793422889	12.29267607667222	303939
303975	HPC	stencil computation optimization and auto-tuning on state-of-the-art multicore architectures	2008	0.4105273334404248	11.523066828930832	304002
304040	HPC	deepcomp: towards a balanced system design for high performance computer systems	2010	-0.4313154041918231	14.448283924079465	304067
304203	Arch	efficient modeling of itanium architecture during instruction scheduling using extended finite state automata	2004	-0.6110183280074541	13.312852917343127	304230
304288	SE	test program generation for communication peripherals in processor-based soc devices	2009	-2.8994617984734403	11.595176850626824	304315
304327	Arch	stochastic model based dynamic power estimation of microprocessor using imperas simulator	2016	-1.9368285491769248	13.317314143319035	304354
304402	Theory	oblivious watermarking based on fast fourier transform using encryption	2008	0.2539819535207551	14.539973252045256	304429
304429	Arch	an energy and performance efficient dvfs scheme for irregular parallel divide-and-conquer algorithms on the intel scc	2014	-0.17892910721793187	13.894322714550436	304456
304451	Embedded	minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip	2001	-0.048248961511863135	15.086465829872447	304478
304508	EDA	an image processor for digital film	2005	-1.6486773243388009	12.180909906125956	304535
304581	Arch	address generation for memories containing multiple arrays	1995	0.07898723357683307	14.36092350223677	304608
304617	Arch	scalable hardware-algorithm for mark-sweep garbage collection	2000	0.3433830165149816	13.542029353896986	304644
304848	Arch	a microarchitectural performance evaluation of a 3.2 gbyte/s microprocessor bus	1993	-0.9662243155940292	12.225305414158802	304875
304954	Metrics	regression cloud models and their applications in energy consumption of data center	2015	-0.12084306714074612	14.709859584239652	304981
305040	HPC	performance and power characteristics of matrix multiplication algorithms on multicore and shared memory machines	2012	0.2972659691199254	11.640077543370076	305067
305087	Embedded	a predictable multiprocessor design flow for streaming applications with dynamic behaviour	2010	-0.8315747546906337	14.17476424929249	305114
305150	HPC	an interpolation-based approach to multi-parameter performance modeling for heterogeneous systems	2015	0.0002705924560688636	11.999436291729575	305177
305151	DB	beyond straightforward vectorization of lightweight data compression algorithms for larger vector sizes	2018	0.05242941287371969	12.118481090462275	305178
305278	EDA	integration of instruction set simulators into systemc high level models	2002	-2.217405652942378	11.864366597465134	305305
305307	EDA	zephyr: a static timing analyzer integrated in a trans-hierarchical refinement design flow	2006	-2.8164827033916167	11.779284155148925	305334
305315	EDA	dyract: a partial reconfiguration enabled accelerator and test platform	2014	-0.7225206553834993	13.164207619317205	305342
305346	HPC	variable pipeline structure for coarse grained reconfigurable array cma	2016	-1.3514668725072536	14.339184806919565	305373
305379	Arch	elastic refresh: techniques to mitigate refresh penalties in high density memory	2010	-0.4725311894389282	14.927504699596875	305406
305420	Arch	noc-based support of heterogeneous cache-coherence models for accelerators	2018	0.05010132773206095	13.882108447695265	305447
305495	Arch	improving data cache performance via address correlation: an upper bound study	2004	-0.23983122098556595	14.52024073193789	305522
305700	Arch	a versatile linear insertion sorter based on a fifo scheme	2008	-2.2066057642197707	11.713300464274988	305727
305736	Embedded	code generation for the mpeg reconfigurable video coding framework: from cal actions to c functions	2008	-2.064102566469739	11.431208465243051	305763
305854	Arch	determining optimal grain size for efficient vector processing on simd image processing architectures	2005	-1.589779591526071	12.76859706276316	305881
305903	Embedded	an fpfa based scheduling coprocessor for dynamic priority scheduling in hard-time systems	2000	-0.6237318398695245	13.350610599421827	305930
305928	Metrics	dram-latency optimization inspired by relationship between row-access time and refresh timing	2016	-0.7907741498286182	15.041976382830908	305955
306183	EDA	cost-efficient integration of industrial applications using smart power gate arrays	2015	-3.2456400879000036	12.558976832544445	306210
306409	Embedded	mapping mixed-criticality applications on multi-core architectures	2014	0.4616840057784701	14.82588535801584	306436
306484	HPC	energy prediction of cuda application instances using dynamic regression models	2016	0.4723514921795944	12.488234504790515	306511
306512	Arch	metrics for early-stage modeling of many-accelerator architectures	2013	-1.3117153399528647	13.52493763804349	306539
306527	EDA	cache aware mapping of streaming applications on a multiprocessor system-on-chip	2008	-0.5781550833918762	14.33935133745332	306554
306704	EDA	transformation-based exploration of data parallel architecture for customizable hardware: a jpeg encoder case study	2012	-1.6458183272180125	12.944431623326741	306731
306751	EDA	reconfigurable dsp ip for multimedia applications	2002	-2.462044302973	12.577181543212848	306778
306855	Arch	run-time energy management of manycore systems through reconfigurable interconnects	2011	-0.198643695989846	14.64022041206649	306882
306950	Robotics	study on rasterization algorithm for graphics acceleration system	2012	-1.1654103976700056	11.852641706515794	306977
307002	Mobile	hardware for a wireless geophysical monitoring testbed	2011	-2.9573190966686433	12.794716153215209	307029
307087	EDA	modeling of software-hardware complexes	2007	-2.7111123520721936	12.734836652610051	307114
307208	OS	performance and design evaluation of the raid-ii storage server	1994	-0.8186388161059331	12.903591834440984	307235
307261	Embedded	multi-core interference-sensitive wcet analysis leveraging runtime resource capacity enforcement	2014	0.4892212116750341	14.524469028281924	307288
307287	PL	x86 instruction reordering for code compression	2013	-1.175218076166428	13.794237249666267	307314
307331	Arch	instruction scheduling for a tiled dataflow architecture	2006	-0.12614565353956633	13.548736087691536	307358
307433	EDA	modeling and synthesis of hardware-software morphing	2007	-2.18509086166615	12.406654286992191	307460
307505	EDA	adaptive ilp control to increase fault tolerance for vliw processors	2016	-1.9398471338018768	14.642230450697568	307532
307884	EDA	matador: an exploration environment for system-design	2002	-1.4300360646595345	13.513905247247958	307911
307909	EDA	special issue on power-aware embedded computing	2003	-1.9180081438141408	13.239613229393797	307936
308164	EDA	memory efficient software synthesis from dataflow graph	1998	-1.3577218007055576	12.460362342057714	308191
308313	Arch	functional unit chaining: a runtime adaptive architecture for reducing bypass delays	2006	-0.7058925590483018	13.632275583622633	308340
308409	EDA	abstract description of system application and hardware architecture for hardware/software code generation	2009	-2.049687848593368	11.785193897530739	308436
308464	EDA	methods to exploit reconfigurable fabrics: making reconfigurable systems mature	2007	-2.423586894682777	11.784124664304905	308491
308582	Arch	automated design of networks of transport-triggered architecture processors using dynamic dataflow programs	2013	-2.0234848616552874	12.510481602798716	308609
308774	Embedded	developing embedded kernel for system-on-a-chip platform of heterogeneous multiprocessor architecture	2006	-0.5175761783421924	12.519602907862435	308801
308776	Arch	a hardware architecture for the lzw compression and decompression algorithms based on parallel dictionaries	2000	-1.9697337317621328	13.173376127014633	308803
308913	EDA	energy efficient cache timing with performance bound	2006	-1.0561552000578094	14.680257240515525	308940
309145	Arch	emulated asic power and temperature monitor system for fpga prototyping of an invasive mpsoc computing architecture	2014	-1.4669311185399792	14.61700112453804	309172
309257	Arch	800 megabyte per second systems via use of synchronous dram	1994	-2.9175356221499307	12.727155004607742	309284
309418	Arch	increasing cache capacity via critical-words-only cache	2014	0.3380104312057665	14.345230351814067	309445
309427	HPC	autonomic coordination of skeleton-based applications over cpu/gpu multi-core architectures	2016	0.42755617211506536	12.341672913688335	309454
309505	Arch	ecolaser: an adaptive laser control for energy-efficient on-chip photonic interconnects	2014	-2.9054866823931347	14.71939900905142	309532
309580	HPC	glzss: lzss lossless data compression can be faster	2014	-0.15435412861001033	11.88695881833176	309607
309673	EDA	a hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling	1999	-1.9247117674590368	13.179671429888652	309700
309731	EDA	frame error rate testing for high speed optical interconnect	2012	-3.3517378197739136	14.829109917723773	309758
309991	HPC	a dependency graph based methodology for parallelizing hll applications on fpga (abstract only)	2010	-0.8697009135245836	12.324537248827973	310018
309992	HPC	ciacp: a correlation- and iteration- aware cache partitioning mechanism to improve performance of multiple coarse-grained reconfigurable arrays	2017	0.2960782389708576	14.518513990686236	310019
310142	Logic	a hierarchical functional structuring and partitioning approach for multiple-fpga implementations	1996	-3.234234473396228	12.242405017584007	310169
310230	Arch	dynamically trace scheduled vliw architectures	1998	-0.6699114707708363	12.717187060356279	310257
310324	EDA	physical-aware system-level design for tiled hierarchical chip multiprocessors	2013	-3.022008508591645	13.968811087322981	310351
310432	Arch	adaptive replacement policy for hybrid cache architecture	2014	0.4435940660265882	15.040761161577704	310459
310556	EDA	emerging non-volatile memories: opportunities and challenges	2011	-0.5412075936074741	15.017104788669199	310583
310749	HPC	task concurrency management methodology to schedule the mpeg4 im1 player on a highly parallel processor platform	2001	-0.6966948457989863	13.625597880988247	310776
311015	HPC	the quest for petascale computing	2001	0.291236757186417	11.54022552331214	311042
311146	PL	a number theoretical approach to the allocation problem of a pipelined dataflow model	2002	-1.2012270871856805	11.571836124759743	311173
311309	Arch	thermal-aware task scheduling for 3d multicore processors	2010	-1.5127781222172827	15.110156147977225	311336
311365	EDA	tomahawk: parallelism and heterogeneity in communications signal processing mpsocs	2014	-1.3939763653490131	12.839938744732713	311392
311388	HPC	poster: automatically adapting programs for mixed-precision floating-point computation	2012	0.4620405852936582	11.38475005725178	311415
311415	EDA	energy aware tlm platform simulation via rtl abstraction	2012	-1.8266383732172389	12.86728975397892	311442
311569	HPC	epuma embedded parallel dsp processor with unique memory access	2011	-0.404639173733868	12.668354441808114	311596
311682	HPC	improvement of workload balancing using parallel loop self-scheduling on intel xeon phi	2015	0.19534730288712945	11.850424063463265	311709
311702	EDA	design of streaming applications on mpsocs using abstract clocks	2012	-1.4236109348915644	12.537467544617515	311729
311772	Arch	low power branch prediction for embedded application processors	2010	-0.5849495268151769	14.961786289129419	311799
311940	EDA	design of a timing signal generator (tsg) for radar using fpga	2009	-3.2706939894978846	11.589399607624635	311967
311960	Arch	demonstration of latency reduction in electrical interconnections using optical fanout	2006	-2.739178583270518	14.983002189669822	311987
312029	EDA	register-constrained address computation in dsp programs	1998	-2.047431963164959	11.94529916082318	312056
312281	Arch	towards synthesis-free jit compilation to commodity fpgas	2011	-1.5538453654078248	13.23172640180086	312308
312353	EDA	implementation of a sdh stm-n ic for b-isdn using vhdl based synthesis tools	1994	-2.9463779765696065	14.045325414156446	312380
312817	EDA	embedded digital signal processing systems	2007	-1.82886455016116	12.689794808735464	312844
313087	Arch	configurable fine-grain protection for multicore processor virtualization	2012	0.19429955585053515	13.88577367480978	313114
313218	Arch	implementation of the complete predictor for ddr3 sdram	2014	0.3417541009877525	14.349596388743768	313245
313232	EDA	mobile ddr io standard based high performance energy efficient portable alu design on fpga	2014	-2.8487633404376536	13.729473822913466	313259
313398	EDA	an 8×8 run-time reconfigurable fpga embedded in a soc	2008	-3.1448374625793623	12.587647999211773	313425
313531	EDA	guest editor's introduction: the reuse of complex architectures	2002	-2.7677007314315736	12.149793490627706	313558
313637	EDA	dreams: a tool for the design of dynamically reconfigurable embedded and modular systems	2012	-2.2410982015646477	12.29213914714019	313664
313678	HPC	studying optimal spilling in the light of ssa	2011	0.257171725042662	13.099655356563174	313705
313715	Arch	programmable image processing in a memory controller	1994	-1.1251119107124672	11.636261356580468	313742
313807	Vision	a scalable bit-sequential simd architecture for pattern recognition	1994	-1.2530829723499766	11.429406328890106	313834
313904	Arch	a low-power phase change memory based hybrid cache architecture	2008	-1.2619203446175271	14.798545259074285	313931
313921	Arch	an enhanced two-level adaptive multiple branch prediction for superscalar processors	1997	0.3549212653588566	14.132648260625446	313948
313957	EDA	a transformational codesign methodology	1997	-2.513258939329931	11.48765694058902	313984
313986	HPC	predicting the energy-consumption of mpi applications at scale using only a single node	2017	0.023942416429608364	13.900532467561188	314013
314301	HPC	x-kaapi: a multi paradigm runtime for multicore architectures	2013	0.463592905270275	12.686690884049414	314328
314451	Arch	high-performance regular expression scanning on the cell/b.e. processor	2009	0.03760372345805742	12.38627427491686	314478
314470	EDA	software synthesis from the dataflow interchange format	2005	-1.6556873871183393	12.11550106110965	314497
314524	Arch	risp: a reconfigurable in-storage processing framework with energy-awareness	2018	-0.1855596345806746	14.650399993782008	314551
314549	HPC	leveraging rcuda for enhancing low-power deployments in the physics domain	2018	-0.11915239691975507	13.22476962930301	314576
314676	Embedded	a building energy saving software system based on configuration	2018	-2.4024776859638144	13.859192547926506	314703
314703	Arch	optimizing soft vector processing in fpga-based embedded systems	2016	-0.5347748611571518	12.706259204637892	314730
314724	Embedded	hw-sw framework for multimedia applications on mpsoc: practice and experience	2009	-1.4322539459517494	13.095777409448841	314751
314737	HPC	exploiting virtual registers to reduce pressure on real registers	2008	0.36528644359954265	14.512865465874093	314764
314802	Embedded	conceptual prototyping of scalable embedded dsp systems	1996	-2.8864836536465335	11.690226741178869	314829
314811	Arch	technical perspective: unexpected connections	2017	0.468239879751896	11.36990141789359	314838
314929	Embedded	introducing median: a new cost action on manufacturable and dependable multicore architectures at nanoscale	2012	-3.092749188168842	12.781702179634475	314956
315059	HPC	comparative analysis of present and future space-grade processors with device metrics	2017	-3.0458154815185083	13.1708040138328	315086
315179	Arch	generating interlocked instruction pipelines from specifications of instruction sets	2012	-3.0595460722880863	12.073393598338287	315206
315180	EDA	pipelets: self-organizing software pipelines for many-core architectures	2013	-0.3873293367241495	12.88443351536691	315207
315218	Arch	a simple risc microprocessor core designed for digital set-top-box applications	2000	-1.9242201339424725	13.013499586227072	315245
315331	Theory	leveraging task-parallelism in energy-efficient ilu preconditioners	2012	-0.4005272578307216	13.920323534768205	315358
315416	EDA	a compiler-friendly risc-based digital signal processor synthesis and performance evaluation	2001	-1.6508346687639122	12.289136693406867	315443
315566	AI	register allocation for common subexpressions in dsp data paths	2000	-0.5073335557817897	12.791432370916743	315593
315623	HPC	control path implementation for a low-latency optical hpc switch	2005	-1.6398004235716992	13.936937146388885	315650
315671	EDA	fast, efficient and predictable memory access: optimization algorithms for memory architecture aware compilation, lars wehmeyer, peter marwedel. springer, dordercht, the netherlands (2006). 257pp., hardcover, plus xi, isbn: 1-4020-4821-1	2007	-0.8224068198431845	14.433856578184882	315698
315779	HPC	temperature-aware register mapping in gpgpus	2016	-1.0362354679087733	15.01196712818747	315806
315887	Robotics	a high-fidelity integrated platform for rapid prototyping of ac motor drives	2014	-2.485484480621903	11.39355678924542	315914
315913	Robotics	performance evaluation of 3d stacked multi-core processors with temperature consideration	2011	-1.814211058021203	14.844593971136524	315940
316569	Arch	designing a risc cpu in reversible logic	2011	-2.402795383261067	11.411726292890911	316596
316651	EDA	technology mapping in circuit design aids	1994	-3.1584446039452194	11.932863340360074	316678
316838	Arch	ibm zenterprise 196 microprocessor and cache subsystem	2012	0.23766276343610065	12.976815069709833	316865
317317	EDA	buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost and blockages	2002	-2.291795106937732	15.07007902058223	317344
317354	EDA	the process of higher level design	2005	-1.9928725611070333	11.453234467692774	317381
317763	EDA	combining target-independent analysis with dynamic profiling to build the performance model of a dsp	2010	-1.6298786467598192	12.923599861228187	317790
317869	Arch	hardware design and arithmetic algorithms for a variable-precision, interval arithmetic coprocessor	1995	-1.498547585786666	11.293418171846206	317896
317933	Arch	hl-pcm: mlc pcm main memory with accelerated read	2017	0.0599991219152521	15.111026733474679	317960
317938	PL	tailoring software pipelining for effective exploitation of zero overhead loop buffer	2003	0.21286503420452985	13.749246662828329	317965
318096	Arch	h-nmru: an efficient cache replacement policy with low area	2010	-0.2365918987826021	14.483948736648447	318123
318115	HPC	high-level strategies for parallel shared-memory sparse matrix-vector multiplication	2014	-0.1688120463193462	11.438747235183476	318142
318296	EDA	ip testing for heterogeneous socs	2013	-2.7215427869575017	12.175870321138605	318323
318323	Embedded	design and implementation of adaptive signal processing systems using markov decision processes	2017	-2.461142289361188	12.603693323317197	318350
318382	Metrics	formal model of data reuse analysis for hierarchical memory organizations	2006	-0.9160113321702172	14.452534440893707	318409
318476	Arch	towards a dataflow runtime environment for edge, fog and in-situ computing	2017	0.015213464003453938	12.941031673870931	318503
318493	PL	orchestrating the execution of stream programs on multicore platforms	2008	0.3620772995508732	12.506159008623257	318520
318633	EDA	hardware implementation of distributed speech recognition system front end	2009	-2.5735975940658395	12.248860749607651	318660
318754	HPC	integrated execution: a programming model for accelerators	2009	-0.4678539372576244	12.722924342346404	318781
318772	DB	a methodology for designing and modeling reconfigurable systems	1984	-1.4159199857436044	12.985002631950946	318799
319158	Arch	extended split-issue: enabling flexibility in the hardware implementation of nual vliw dsps	2004	-0.23012086240905705	12.705093124739824	319185
319254	EDA	cas-bus: a scalable and reconfigurable test access mechanism for systems on a chip	2000	-3.0462774548286187	12.59116546737049	319281
319342	HPC	high performance computing and simulations on the gpu using cuda	2012	0.35786840953731874	11.827715963787579	319369
319351	Arch	interfacing a hardware multiplier to a general-purpose microprocessor	1977	-2.2753748989026423	12.006354673431131	319378
319492	HPC	b-sct: improve spmv processing on simd architectures	2015	-0.6739441112023921	11.308149557290086	319519
319611	EDA	on-chip network interfaces supporting automatic burst write creation, posted writes and read prefetch	2010	-0.20413535531422786	13.872919726366419	319638
319618	EDA	reducing memory accesses with a system-level design methodology in customized dynamic memory management	2004	-1.140228543106278	13.775413970423935	319645
319666	EDA	hierarchical power distribution and power management scheme for a single chip mobile processor	2006	-3.2039661836710738	13.461991891432051	319693
319809	EDA	custom architecture for immersive-audio applications	2011	-2.003762638515575	12.480711242601915	319836
319831	Arch	performance-power design space exploration in a hybrid computing platform suitable for mobile applications	2011	-0.14594420804065197	13.180468929293225	319858
319850	Networks	multi-layer test and diagnosis for dependable nocs	2015	-3.1089748522196654	14.755408314520198	319877
320073	Arch	architectural issues in designing symbolic processors in optics	1987	-1.4186285580677147	11.322551994506481	320100
320074	HPC	balancing energy and performance in dense linear system solvers for hybrid arm+gpu platforms	2016	-0.3576478438734795	11.677073782547984	320101
320075	EDA	optimizing data distribution for loops on embedded multicore with scratch-pad memory	2014	-0.6570835367852413	14.740245154060919	320102
320125	Embedded	optimizing rapidio architectures for onboard processing	2010	-1.9513520815822032	14.304760372238755	320152
320129	HPC	system integration of tightly-coupled processor arrays using reconfigurable buffer structures	2013	-0.26009622576046354	13.3839202130873	320156
320155	EDA	synthesis of glue logic, transactors, multiplexors and serialisors from protocol specifications	2010	-3.2302475321214934	12.160204233493454	320182
320200	HPC	designing and debugging custom computing applications	2000	-1.2025019449873822	12.73493932585597	320227
320230	EDA	a study of high-level synthesis: promises and challenges	2011	-1.1353231621104785	12.282741043618762	320257
320335	Arch	design and evaluation of an architecture for a digital signal processor for instrumentation applications	1990	-1.865664528163532	12.608302869195995	320362
320433	OS	implementation, scheduling, and adaptation of partial expansion graphs on multicore platforms	2017	-0.7224464463943743	12.53280098245404	320460
320575	EDA	polymorphic wavelet architectures using reconfigurable hardware	2008	-2.007122378613908	12.64988709291834	320602
320599	Arch	compiler-directed leakage energy reduction for instruction scratch-pad memories	2014	-0.5685035700477629	14.89436954877086	320626
320817	EDA	multi-protocol communications controller	1993	-3.193392029167561	12.095880364834011	320844
320999	Arch	modeling technology impact on cluster microprocessor performance	2003	-2.0074722460854137	14.652532208830829	321026
321249	EDA	estimation of energy performance in computing platforms	2009	-1.8320349913531997	13.70194967734612	321276
321397	EDA	the space simulator: modeling the universe from supernovae to cosmology	2003	0.4450243144265592	11.467208073761304	321424
321451	EDA	using vivado-hls for structural design: a noc case study (abstract only)	2017	-2.860647938640148	12.281795627987151	321478
321461	Arch	value prediction in vliw machines	1999	0.1694356993853103	13.668617270247912	321488
321625	EDA	design and evaluation of a software infrastructure for the runtime management of reconfigurable resources	2007	-1.045756250386042	13.258899494506275	321652
321634	Arch	a small and adaptive coprocessor for information flow tracking in arm socs	2018	0.047355657808333264	13.402733686765911	321661
321692	Embedded	automatic parallelization of multirate block diagrams of control systems on multicore platforms	2016	-1.3455239028552133	13.040455618823266	321719
321768	EDA	finding the best system design flow for a high-speed jpeg encoder	2003	-3.0890018073782306	11.513983001676609	321795
321903	Arch	data processing system with self-reconfigurable architecture, for low cost, low power applications	2003	-2.3319949280852525	12.864402262051966	321930
321969	HPC	a multicore-aware runtime architecture for scalable service composition	2010	0.15327216010506303	13.104981327725806	321996
322207	SE	power-thermal profiling of software applications	2011	-1.1131476709693175	14.489678369129884	322234
322263	Arch	cache write-back schemes for embedded destructive-read dram	2006	-0.354706268830276	14.875077676324954	322290
322287	Embedded	classifier grouping to enhance data locality for a multi-threaded object detection algorithm	2011	0.15567414651044514	13.911357261900294	322314
322348	HPC	dynamic data allocation and task scheduling on multiprocessor systems with nvm-based spm	2019	-0.6482199701056025	15.068852435626578	322375
322589	EDA	pahls: towards run-time synthesis for fpgas	2005	-2.0665191797707343	12.143718848017526	322616
322607	EDA	network-on-chip for a partially reconfigurable fpga system	2013	-1.9117569360450248	13.374561302346054	322634
322769	Arch	memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures	2000	-0.8641296978797626	14.565412995320768	322796
322973	EDA	facilitating testability of tlm fifo: systemc implementations	2010	-2.927653495809214	11.360883123989007	323000
322985	PL	bulk-synchronous pseudo-streaming algorithms for many-core accelerators	2016	0.3933432622058845	11.531083705804086	323012
323004	EDA	formal specification and verification using kiv	1994	-2.1505724418367302	11.936029798866405	323031
323185	HPC	memory fast-forward: a low cost special function unit to enhance energy efficiency in gpu for big data processing	2015	0.4975857070369152	13.57458771581856	323212
323186	EDA	exploiting hardware and software low power techniques for energy efficient co-scheduling in dynamically reconfigurable systems	2007	-0.8949680256361304	14.511403127311613	323213
323287	EDA	prada: combating voltage noise in the noc power supply through flow-control and routing algorithms	2016	-3.2783439255567823	14.812556999314365	323314
323442	EDA	heterogeneity exploration for multiple 2d filter designs	2005	-2.0843064467794195	12.328819189954851	323469
323538	EDA	exploiting fpga-aware merging of custom instructions for runtime reconfiguration	2012	-1.286534573157642	13.602258287823751	323565
323649	Arch	tapping into the fountain of cpus: on operating system support for programmable devices	2008	0.2891376484564915	12.44980306949444	323676
323824	Arch	hierarchical supporting structure for dynamic organization in many-core computing systems	2013	-2.8478804378276683	13.963876548694	323851
324016	EDA	asynchronous interface fifo design on fpga for high-throughput nrz synchronisation	2017	-2.860314845271834	14.745685620419696	324043
324203	HPC	power aware heterogeneous mpsoc with dynamic task scheduling and increased data locality for multiple applications	2010	-0.4466268137431998	14.02528856276274	324230
324227	EDA	architectural model and resource estimation for distributed hardware implementation of discrete signal transforms	2008	-2.1891287769619283	11.657126354680884	324254
324234	Embedded	multi-level processing to reduce cost of synchronization	2015	0.04823080000108654	13.633969727300926	324261
324286	EDA	a systematic method for functional unit power estimation in microprocessors	2006	-2.4983042352425127	12.31362431039168	324313
324316	Arch	on the performance and energy-efficiency of multi-core simd cpus and cuda-enabled gpus	2013	0.1962953696891518	13.065840137800365	324343
324346	Arch	auto-tuning for energy usage in scientific applications	2011	-0.10470888348422183	13.977755324924455	324373
324374	EDA	adam: adaptive approximation management for the non-volatile memory hierarchies	2018	-0.8597667205267301	15.01105175497533	324401
324424	Embedded	storage management in process networks using the lexicographically maximal preimage	2003	-0.3972231289365069	12.014293027932265	324451
324512	EDA	fast radix: a scalable hardware accelerator for parallel radix sort	2014	-0.5013252788632471	11.786447248903775	324539
324677	EDA	efficient code compression for coarse grained reconfigurable architectures	2012	-0.9891352827344896	13.987819482826321	324704
324754	EDA	reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation	2010	-0.3643593475374728	15.092780242659721	324781
324913	EDA	video processing requirements on soc infrastructures	2008	-1.0340376659079442	13.860779187102427	324940
324931	Embedded	towards run-time actor mapping of dynamic dataflow programs onto multi-core platforms	2013	-1.1624543367564513	12.624885726737693	324958
324934	EDA	high level modeling and simulation of a vdsl modem in systemc 2.0 - ipsim	2003	-2.7293815734434035	11.868165113319854	324961
324965	EDA	cache organization for embeded processors: cam-vs-sram	2006	-3.2267848025019483	13.240235613722696	324992
325251	ML	hybrid multiplier/cordic unit for online handwriting recognition	1999	-1.9781341201878364	11.381219102553706	325278
325283	Embedded	a buffer merging technique for reducing memory requirements of synchronous dataflow specifications	1999	-1.1199232448948786	12.825654056130624	325310
325384	EDA	run-time management of reconfigurable hardware tasks using embedded linux	2007	-1.4978180677454211	12.74444267778069	325411
325469	Embedded	building a rtos for mpsoc dataflow programming	2011	-0.7203198266454384	13.524679354962725	325496
325502	Arch	a simplified and accurate model of power-performance efficiency on emergent gpu architectures	2013	0.28031541455261777	11.886627416298216	325529
325808	HPC	accelerating the simulation of brain tumor proliferation with many-core gpus	2012	0.21610324613402326	11.30972821225498	325835
325833	EDA	design challenges in multiprocessor systems-on-chip	2006	-2.524580252780588	12.615588826353552	325860
325948	Theory	sysim: a simulation tool for systolic processors	1987	-1.700109077312698	11.446954581209276	325975
326029	EDA	efficient parallel timing simulation of synchronous models on networks of workstations	2001	-0.6686230320497992	12.216777640549251	326056
326177	Security	the interpreter: a microprogrammable building block system	1971	-1.7981552837286991	11.421627199843073	326204
326654	Arch	design space exploration for device and architectural heterogeneity in chip-multiprocessors	2016	-3.260927258805061	13.652627436483609	326681
326710	EDA	bitstreams repository hierarchy for fpga partially reconfigurable systems	2008	-2.3244041768467247	12.900810958275342	326737
326714	EDA	customising processors: design-time and run-time opportunities	2004	-1.554914626274897	12.08760470246084	326741
326848	HPC	an evaluation of fault-tolerant hypercube architectures for onboard computing	1991	-3.021805847240324	13.844772306729054	326875
327049	Embedded	forming virtual traces for wcet analysis and reduction	2008	0.2884298843518175	13.396594745328406	327076
327117	Arch	dynamic resizing of superscalar datapath components for energy efficiency	2006	-0.3884766679058285	14.730129879135582	327144
327136	Arch	initial mac exploration for graphene-enabled wireless networks-on-chip	2014	-2.6878983215367915	15.031457078005994	327163
327229	EDA	c-based rapid prototyping for digital signal processing	2005	-2.6506473911057418	12.63635970428185	327256
327385	Arch	fault-tolerant network interface for spatial division multiplexing based network-on-chip	2012	-2.6003403874741675	14.577097976116393	327412
327528	EDA	thread-criticality aware dynamic cache reconfiguration in multi-core system	2013	-0.4103123893325248	14.846917856452515	327555
327779	EDA	locality aware memory assignment and tiling	2018	-0.4985851476399487	13.343726303957595	327806
327845	HPC	configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor	2014	-1.6459365454083623	13.94612341563455	327872
327965	EDA	bitman: a tool and api for fpga bitstream manipulations	2017	-1.8811075831358932	12.626943975696685	327992
328281	EDA	unlocking fpgas using high level synthesis compiler technologies	2015	-1.0713299483740746	12.583936968825927	328308
328284	EDA	hybrid instruction set simulation for fast and accurate memory access profiling	2017	-0.6237921065830008	13.075706636404586	328311
328346	Arch	effect of multicycle intructions on the integer performance of the dynamixcally trace scheduled vliw architecture	1999	-0.4470298185124663	12.914990218350436	328373
328358	EDA	controlling a complete hardware synthesis toolchain with lara aspects	2013	-1.5563272731254647	12.080263749248035	328385
328496	EDA	logical design of macromodules	1967	-2.2737769607206166	11.356171393198455	328523
328565	EDA	evaluation of low-energy and high-performance processor using variable stages pipeline technique	2008	-3.1232666898842054	14.062804814235365	328592
328570	HPC	generating compilers for generated datapaths	1994	-2.419409991816704	11.680400436441715	328597
328598	Arch	bespoke processors for applications with ultra-low area and power constraints	2017	-2.287345366309761	14.567875505379368	328625
328617	EDA	online systemc emulation acceleration	2010	-0.4725516619286004	13.248181707353355	328644
328658	EDA	concurrent memory subsystem and application optimization for asip design	2016	-0.4597000635400144	13.624896279044027	328685
328783	EDA	a testability-driven optimizer and wrapper generator for embedded memories	2003	-3.0567843729151667	12.416576503720565	328810
328832	EDA	xilinx tools facilitate development of fpga applications for iec61508	2012	-3.0392174430948233	11.987638892238625	328859
329212	EDA	an open-source design and validation platform for reconfigurable systems	2012	-2.5237481120430902	12.159266680717204	329239
329240	EDA	genview: a portable source-level debugger for macrocell generators	1991	-3.16279766418506	11.379765951549757	329267
329422	EDA	performance trade-offs in a parallel test generation/fault simulation environment	1991	-1.2693349796101794	11.9453465926535	329449
329616	EDA	crossbar nocs are scalable beyond 100 nodes	2012	-2.7326599972158605	15.008128343832178	329643
329620	EDA	a high-level simulink-based tool for fpaa configuration	2012	-3.2991656649437013	11.515609792010608	329647
329632	EDA	energy-efficient address translation for virtual memory support in low-power and real-time embedded processors	2005	-0.6293016590738815	13.996240042158988	329659
329718	EDA	a novel network architecture support for fast reconfiguration	2007	-2.1288255309366892	13.264216656026461	329745
329784	Arch	service-oriented architecture on fpga-based mpsoc	2017	-1.03881852833872	12.685307019724007	329811
329925	Arch	a highly-efficient, adaptive and fault-tolerant soc implementation of a fourier transform spectrometer data processing	2015	-2.8253496249973784	12.639659967851443	329952
329967	Arch	the saxpy matrix-1: a general-purpose systolic computer	1987	-0.25506388770542304	11.430308838581386	329994
330103	Arch	using internal redundant representations and limited bypass to support pipelined adders and register files	2002	-1.1547067096078805	13.887732399915045	330130
330182	Embedded	response time schedulability analysis for hard real-time systems accounting dvfs latency on heterogeneous cluster-based platform	2015	0.13652118749467498	14.828874685989208	330209
330260	EDA	reconfigurable parallel approximate string matching on fpgas	2005	-2.45612306344393	11.614805373911778	330287
330267	EDA	elimination of overhead operations in complex loop structures for embedded microprocessors	2008	-0.7278178184969111	13.024847504864335	330294
330480	EDA	an edge-endpoint-based configurable hardware architecture for vlsi layout design rule checking	2000	-3.205516421789246	12.186171525141177	330507
330644	Arch	an efficient functional test for the massively-parallel c ?ram logic-enhanced memory architecture	2003	-2.767688333718452	12.955082911004126	330671
330710	HCI	design experience with fine-grained fpgas	1994	-2.130405413543179	12.425902873119169	330737
330794	Arch	scalable, pipelined, cmos vlsi content addressable memory chips - architecture and implementation	1992	-2.54067619160698	11.454270137278108	330821
330810	HPC	energy model derivation for the dvfs automatic tuning plugin: tuning energy and power related tuning objectives	2016	-0.3724054514459047	14.677682789280686	330837
330994	Arch	hk386: an x86-compatible 32-bit cisc microprocessor	1997	-3.2595301846075406	11.620961243193605	331021
331117	Logic	a framework for retargetable code generation using simulated annealing	1999	-1.5745642921393508	12.701573527780438	331144
331237	EDA	esl power and performance estimation for heterogeneous mpsocs using systemc	2011	-2.0475956507973407	12.863728747429278	331264
331276	Arch	draf: a low-power dram-based reconfigurable acceleration fabric	2016	-1.467586661911901	14.153357892267413	331303
331317	Arch	decoding unit with high issue rate for x86 superscalar microprocessors	1998	-0.011940962114195621	13.303734665577451	331344
331663	EDA	design exploration framework under impreciseness based on register-constrained inclusion scheduling	2004	-2.1632444256906345	12.856303548393273	331690
331677	EDA	efficient assignment and scheduling for heterogeneous dsp systems	2005	-2.2783368309819885	13.197413459103418	331704
331741	Security	exploiting dynamic transaction queue size in scalable memory systems	2018	0.01678638547317933	14.629392504933898	331768
331818	Arch	cash: revisiting hardware sharing in single-chip parallel processors	2004	-0.0722747508296289	14.16630163252768	331845
332223	HPC	a 1.4 gbit/s cmos driver for 50 /spl omega/ ecl systems	1997	-2.9369896749444955	14.388820041625287	332250
332498	Arch	holst: architecture design of energy-efficient data center network based on ultra high-speed optical switch	2017	-3.034419620753162	14.861944479515328	332525
332532	EDA	a hardware/software co-design case study on mpeg aac audio decoder	2005	-2.0889666005806427	12.572804989263645	332559
332557	Arch	data flow supercomputers	1980	0.02435362861319389	12.418141345640395	332584
332654	EDA	automatic hardware generation for reconfigurable architectures	2014	-1.5427151972693178	12.178223475462046	332681
332680	PL	control flow optimization in loops using interval analysis	2008	0.07638106598551407	12.696617626176364	332707
332759	Arch	pipeline stage unification: a low-energy consumption technique for future mobile processors	2003	-1.417683839950875	14.723742044032846	332786
332831	HPC	employing multi-core processor architectures to accelerate java cryptography extensions	2011	-0.39216184598532505	12.683236253227381	332858
332845	EDA	hardware-software bipartitioning for dynamically reconfigurable systems	2002	-1.271323736122702	14.773027638526663	332872
332939	EDA	a scalable pipelined dataflow accelerator for object region proposals on fpga platform	2018	-0.13970179735118093	12.302143011988282	332966
333041	EDA	a dynamically reconfigurable pattern matcher for regular expressions on fpga	2011	-2.371392734555116	12.355996987217846	333068
333149	Robotics	sami: self-aware migration approach for congestion reduction in noc-based mcsoc	2016	-1.0951951144941925	14.944750657725944	333176
333162	EDA	a power gating switch box architecture in routing network of sram-based fpgas in dark silicon era	2017	-3.0550539438384603	14.725903467782233	333189
333204	EDA	an efficient methodology and semi-automated flow for design and validation of complex digital signal processing asics macro-cells	2003	-2.888337652195643	11.879353496823649	333231
333383	EDA	efficient design exploration framework of sw/hw systems based on tightly-coupled thread model	2015	-1.28214799155027	13.464796918334182	333410
333404	Arch	code re-ordering for a class of reconfigurable microprocessors	2004	-0.3651474107851119	12.865051166204948	333431
333593	Embedded	generating performance models for irregular applications	2017	-0.006765412032502193	12.664457851278346	333620
333705	DB	fpgp: graph processing framework on fpga a case study of breadth-first search	2016	-0.2768780488414248	12.08139096060872	333732
333775	HPC	evaluation framework for gpu performance based on opencl standard	2010	0.2933943062287491	11.781845135983605	333802
333826	Arch	optimizations enabled by a decoupled front-end architecture	2001	0.31685403290992104	14.244959708486707	333853
333878	EDA	a simulation-based method for the verification of shared memory in multiprocessor systems	2001	-1.4152011369632134	11.780022862171482	333905
333889	EDA	hardware/software partitioning using integer programming	1996	-2.0307187032943426	12.732263933470007	333916
333911	EDA	evaluation of algorithms for low energy mapping onto nocs	2007	-2.1414706008521147	14.258140741457419	333938
334094	EDA	orb: an on-chip optical ring bus communication architecture for multi-processor systems-on-chip	2008	-2.9001534609532893	14.48366667586759	334121
334170	EDA	superimposed in-circuit debugging for self-healing fpga overlays	2018	-1.9935956791249705	12.713802085344227	334197
334209	EDA	dynamic reconfiguration technologies based on fpga in software defined radio system	2012	-3.2295457280868267	13.477828585379989	334236
334618	HCI	using data compression to increase energy savings in multi-bank memories	2004	-0.5955260110772621	14.609698016114844	334645
334664	EDA	an integrated hardware-software cosimulation environment with automated interface generation	1996	-2.0184822574135604	11.82193471616574	334691
334771	Embedded	the proposed ieee 1000 microcomputer system bus standard	1984	-2.0275611692161206	11.863000793264339	334798
334856	Robotics	an evolutionary approach to network-on-chip mapping problem	2005	-2.2595191927752936	14.228639163504806	334883
335162	HPC	a low-cost energy-efficient raspberry pi cluster for data mining algorithms	2016	0.31062594300657204	11.51257427434397	335189
335311	EDA	dynamic reconfiguration system for real-time video processing	2009	-1.9838884633304488	12.840086290727447	335338
335391	EDA	design and implementation of speech recognition on a softcore based fpga	2006	-2.034322224517404	12.845362107509713	335418
335451	HPC	the high performance internet of things: using gvirtus to share high-end gpus with arm based cluster computing nodes	2013	0.4095329130501157	12.598592193685233	335478
335549	EDA	modeling of block-based dsp systems	2005	-1.7458916384676657	11.933342173045347	335576
335564	Arch	virtualizing arm vfp (vector floating-point) with xen-arm	2013	-0.8912225264570547	13.774622905707053	335591
335688	Embedded	application modeling for scalable simulation of massively parallel systems	2015	-0.6419876790408318	13.165424308513188	335715
335906	EDA	energy minimization under area and performance constraints for multimedia applications realized on embedded cores	2002	-1.9794331923280333	12.513432450001565	335933
335938	Arch	the design and utility of the ml-rsim system simulator	2006	0.36828419106355104	12.8221400418174	335965
336052	Visualization	maximizing efficiency in reference model based verification of 2d graphics engine	2011	-2.3978450181151256	11.660486723969463	336079
336134	Arch	single-chip heterogeneous computing: does the future include custom logic, fpgas, and gpgpus?	2010	-0.5232862624950565	13.139956439260347	336161
336395	EDA	an automatic scratch pad memory management tool and mpeg-4 encoder case study	2008	-1.1349616595239196	13.860215247577289	336422
336497	EDA	degradable mesh-based on-chip networks using programmable routing tables	2007	-3.0471802548729965	14.901400415392336	336524
336707	EDA	case studies in determining the optimal field programmable gate array design for computing highly parallelisable problems	2009	-1.8330821795380232	11.541677749338882	336734
336761	EDA	application-aware retiming of accelerators: a high-level data-driven approach	2016	-1.6935336713065718	13.738750528309504	336788
336889	Arch	energy efficiency of many-soft-core processors	2016	-0.6288015410548587	13.191014684198878	336916
336936	EDA	dynamic thermal management in 3d multicore architectures	2009	-1.493009109787388	15.071855377106473	336963
337187	Graphics	piko: a design framework for programmable graphics pipelines	2014	0.0897339513015189	12.268816771172064	337214
337196	Arch	fine-grain cam-tag cache resizing using miss tags	2002	-0.2913977124888024	14.901969819929107	337223
337277	Arch	an enhanced dlx-based superscalar system simulator	1997	0.33170331694072897	13.133071232640686	337304
337338	Arch	the morphosys dynamically reconfigurable system-on-chip	1999	-1.9965957259412468	13.098129026867678	337365
337366	Arch	custom multicache architectures for heap manipulating programs	2017	-0.506477247742873	13.071564779403989	337393
337446	PL	a system-level infrastructure for multidimensional mp-soc design space co-exploration	2013	-2.1566440109236997	12.491589902776495	337473
337450	Arch	task activity vectors: a novel metric for temperature-aware and energy-efficient scheduling	2010	0.030960374249542538	14.474565894160975	337477
337750	EDA	routing architecture and algorithms for a superconductivity circuits-based computing hardware	2011	-3.0254501842848667	13.116131206131787	337777
337771	EDA	resource-aware high performance scheduling for embedded mpsocs with the application of mpeg decoding	2007	-0.741742179320625	14.580061148811035	337798
337793	Robotics	parallelism and scalability in an image processing application	2008	0.08819514368174941	12.293329596246574	337820
337805	Arch	field-based branch prediction for packet processing engines	2009	0.4860069294367017	14.493280368701413	337832
338025	Arch	efficient data mapping and buffering techniques for multilevel cell phase-change memories	2014	-0.4537093347545894	14.913713268974085	338052
338027	Robotics	cost modeling or early image processing applications	2001	-1.249848722398363	12.488278556236024	338054
338109	HPC	session 2 overview: high-bandwidth dram & pram: memory subcommittee	2012	-2.851236037669337	11.659883974155088	338136
338111	Arch	bladecenter midplane and media interface card	2005	-2.9180089358178263	13.540701544324033	338138
338116	EDA	synthesis of efficiently reconfigurable datapaths for reconfigurable computing	2008	-2.7409308982502156	13.117257564367867	338143
338309	Arch	performance of image and video processing with general-purpose processors and media isa extensions	1999	0.5009022873599999	12.765711439217565	338336
338452	EDA	a scalable platform for run-time reconfigurable satellite payload processing	2012	-2.610843606952851	13.078478777566886	338479
338486	EDA	a parallelized iterative improvement approach to area optimization for lut-based technology mapping	2017	-2.1987777816618856	11.383494561866508	338513
338498	Arch	mlp-aware dynamic instruction window resizing for adaptively exploiting both ilp and mlp	2013	0.2079738770775497	14.534047205399961	338525
338644	HPC	application power signature analysis	2014	0.21222418466230134	13.508333285768016	338671
338671	Embedded	survey on real-time networks-on-chip	2017	-2.11929960210566	14.490749542250073	338698
338699	HPC	origami: folding warps for energy efficient gpus	2016	-0.4914607037511878	14.568663444956439	338726
339289	EDA	a disruptive computer design idea: architectures with repeatable timing	2009	-0.19561041019872016	13.647974419315094	339316
339455	Arch	thread shuffling: combining dvfs and thread migration to reduce energy consumptions for multi-core systems	2011	-0.2251966894133871	14.28878172767601	339482
339614	Arch	topic 8: parallel computer architecture and instruction-level parallelism	2006	-0.3877502208722176	12.99234955970909	339641
339869	EDA	throughput-driven synthesis of embedded software for pipelined execution on multicore architectures	2009	-1.394973527920676	13.653524836429405	339896
339910	EDA	overview of embedded dsp design	2009	-2.0099368901337207	11.655254733739573	339937
339966	Arch	the desyre runtime support for fault-tolerant embedded mpsocs	2014	-3.2365490014368747	14.101131086902877	339993
340118	EDA	prediction and comparison of high-performance on-chip global interconnection	2011	-3.0034940700455603	14.881456897019975	340145
340346	Arch	vertical writes: closing the throughput gap between deeply scaled stt-mram and dram	2018	-1.2376709968720112	15.023952176680405	340373
340377	Embedded	vectorization and mapping of software defined radio applications on heterogeneous multi-processor platforms	2011	-0.3715967188200559	12.384620084029331	340404
340427	EDA	measurement of processor occupancy in a cyclic non-preemptive real-time control system	1985	-1.9590838229034584	13.972231802622332	340454
340490	HPC	efficient selective multicore prefetching under limited memory bandwidth	2018	0.3986468121328052	14.866881169239099	340517
340598	DB	a coarse grain reconfigurable processor architecture for stream processing engine	2011	-0.7697811430593562	12.92854645620375	340625
340733	EDA	heterogeneity of abstractions in eda tools: reviewing models of computation for many-core systems targeting intensive signal processing applications	2018	-2.275023933951204	12.285693387301034	340760
340915	Arch	instruction-level distributed processing	2001	-0.048852971155015634	11.495161224838974	340942
340961	Embedded	decoupling of computation and communication with a communication assist	2007	0.09041172751453966	14.830720723245658	340988
341497	Arch	using virtual load/store queues (vlsqs) to reduce the negative effects of reordered memory instructions	2005	0.30889544408985165	14.723332585536342	341524
341527	HPC	compute unified device architecture application suitability	2009	0.13335127742744618	11.637937897396615	341554
341651	Arch	drisa: a dram-based reconfigurable in-situ accelerator	2017	-0.7189654179058882	13.432729349022038	341678
341768	Arch	area-performance trade-offs in tiled dataflow architectures	2006	-0.2375917626203286	13.4931414277428	341795
341815	EDA	crrs: custom regression and regularisation solver for large-scale linear systems	2018	-0.607150914072246	11.317386150003138	341842
342181	Graphics	a one-pass version of two-pass image resampling	1998	-1.3075794526001958	11.478094039260284	342208
342317	PL	a survey of resource allocation methods in optimizing microcode compilers	1984	-0.3821984252794623	11.421153425007072	342344
342466	EDA	high-level synthesis of software-customizable floating-point cores	2018	-1.8009527144383046	12.223385787653887	342493
342497	EDA	exploration of heterogeneous fpga architectures	2011	-2.692325445173208	14.866606512016823	342524
342498	HPC	adaptive block management for victim cache by exploiting l1 cache history information	2004	-0.22085196991955536	14.77885801841218	342525
342519	Visualization	design and implementation [series editorial]	2015	-2.735288161240965	13.261784865734088	342546
342541	Arch	an efficient fpga-based function profiler for embedded system applications	2016	-1.1558586406266858	12.883627867619404	342568
342639	HPC	adaptive system architectures	2004	-1.6115939120459009	12.894930695542696	342666
342909	Arch	high speed serial interface & some key technology research	2008	-2.06556330979458	14.303663596349685	342936
342912	HPC	performance characteristics of architectural features of the ibm risc system/6000	1991	-0.7517498928121696	11.957621396361507	342939
342974	Embedded	a dynamic programming algorithm for cache/memory partitioning for real-time systems	1993	-1.1645350634937492	13.948768458590813	343001
343156	EDA	hyper: a runtime reconfigurable architecture for monte carlo option pricing in the heston model	2014	-0.8588918877761421	11.498751123794428	343183
343288	HPC	new model-based methods and algorithms for performance and energy optimization of data parallel applications on homogeneous multicore clusters	2017	0.1622168327688471	14.157751262944775	343315
343414	HPC	opencl memory infrastructure for fpgas (abstract only)	2012	0.03963695224448457	12.870033074386658	343441
343642	EDA	system-level performance analysis in systemc	2004	-2.9148168652745463	11.816827106014529	343669
343669	EDA	volatile stt-ram scratchpad design and data allocation for low energy	2014	-0.6739084584954157	15.001960007975269	343696
343788	EDA	application specific instruction-set processor generation for video processing based on loop optimization	2005	-1.754983962326664	12.28289381420187	343815
343894	Arch	testing 256k word x 16 bit cache dram (cdram)	1994	-2.373947344376268	12.56254937314121	343921
343955	Embedded	automatic number plate recognition system on an arm-dsp and fpga heterogeneous soc platforms	2013	-1.4583756864104296	12.169364899711532	343982
344190	EDA	reconfigurable instruction-set application-tuning for dsp	2003	-2.701007092287	12.574904200959516	344217
344208	Arch	dual-data rate transpose-memory architecture improves the performance, power and area of signal-processing systems	2017	-2.8529460293400084	12.749533746595313	344235
344356	EDA	automated design of dsp array processor chips	1994	-3.3345889604774888	11.792836766850145	344383
344372	EDA	energy-efficient design for highly associative instruction caches in next-generation embedded processors	2004	-0.4650352815384174	14.674143245629914	344399
344573	EDA	investigation on autosar-compliant solutions for many-core architectures	2015	0.2436243022854496	12.556153340452685	344600
344580	HPC	molecular dynamics - preliminary investigation of advanced electrostatics in molecular dynamics on reconfigurable computers	2006	-0.20843831984593927	11.538973616620705	344607
344584	EDA	eleon3lp - superscalar and low-power enhancements of single issue general purpose processor model	2013	-2.663379870148044	13.641101117974866	344611
344698	HCI	applicability of the empirical mode decomposition for power traces of large-scale applications	2017	-0.30577330040431144	14.730601492755895	344725
344731	EDA	noc-axi interface for fpga-based mpsoc platforms	2012	-1.882942627999426	12.7341479324354	344758
344733	Arch	lalp: a novel language to program custom fpga-based architectures	2009	-1.3279878750444505	12.2595994457244	344760
344787	EDA	invited paper: adapting algorithms for hardware implementation	2011	-1.8282545007492543	11.646914769481494	344814
344793	EDA	behavioral synthesis with systemc	2001	-2.8122412867023727	11.511347152939088	344820
344925	Logic	design and functional verification of axi2ocp bridge for highly optimized bus utilization and closure using functional coverage	2016	-2.5825051737791727	11.765778715323336	344952
344988	EDA	solutions for real chip implementation issues of noc and their application to memory-centric noc	2007	-2.5738697274592184	14.735403202352824	345015
344989	Arch	data-aware platform realization of videotext extraction for content integration	2009	-0.6756635617767989	12.56865982135031	345016
344992	EDA	hw/sw co-design experimental framework using configurable socs	2017	-1.7805076030036415	12.485389886469891	345019
345323	HPC	a reconfigurable computing architecture for semantic information filtering	2013	-0.2400842101777244	11.907321105710581	345350
345409	EDA	fixed-point configurable hardware components	2006	-3.1185859468149326	12.226323849637625	345436
345417	ECom	mastering startup costs in assembler-based compiled instruction-set simulation	2002	-1.5127365353698288	12.097415327154241	345444
345495	EDA	integrating scheduling and physical design into a coherent compilation cycle for reconfigurable computing architectures	2001	-2.234265209817345	12.767590911047607	345522
345554	Arch	a hardware/software cooperative custom register binding approach for register spill elimination in application-specific instruction set processors	2012	-1.2986136603845262	13.48168185007802	345581
345693	Embedded	automated processor specification and task allocation for embedded multicomputer systems: the packing-based approaches	1995	-1.9909355393993848	13.154905046114692	345720
345745	EDA	proposed enhancements to fixed segmented lru cache replacement policy	2013	0.37227761249561975	14.863709270687544	345772
345762	Arch	using many-core architectural templates for fpga-based computing (abstract only)	2011	-0.5765805122560591	12.45014028455121	345789
345957	EDA	zelig: a novel parallel computing machine using reconfigurable logic	1994	-1.102376899703174	12.039605640415148	345984
346005	EDA	c-mine: data mining of logic common cases for improved timing error resilience with energy efficiency	2017	-0.7045750898045503	12.006166262222186	346032
346256	EDA	multi-resource approach to asynchronous soc : design and tool support	2011	-2.2958087980953183	14.699239882587086	346283
346422	Robotics	an embedded accelerator for real-time image processing	1996	-1.4970333892728036	12.20719837780232	346449
346540	EDA	architectural simulation in the context of behavioral synthesis	1998	-2.9194214538168093	11.42347863525194	346567
346588	EDA	energy-aware simd algorithm design on gpu and multicore architectures	2012	-0.09848053550348476	12.03959789861243	346615
346629	HPC	hls algorithmic explorations for hpc execution on reconfigurable hardware - ecoscale	2018	-0.12219702834293755	12.276535834390845	346656
346641	Embedded	sofiware partitioning for distributed, sequential, pipelined applications	1989	-1.02190625780275	12.40389502818816	346668
346670	EDA	energy efficient fpga based hardware accelerators for financial applications	2014	-0.7864530344043253	12.616355549049475	346697
346872	EDA	hardware reconfiguration based on broadcasted digital tv signal	2015	-2.6974677989443023	12.971737384594483	346899
346881	EDA	cosmos: coordination of high-level synthesis and memory optimization for hardware accelerators	2017	-1.7870488034380414	12.893534817902758	346908
346936	EDA	gala approach in design of asynchronous control for counterflow pipeline processor	2002	-3.2343021644000918	11.50588396104374	346963
347203	EDA	rapid estimation of power-management unit overhead from system-level specification	2017	-2.513206833441183	13.436421444897714	347230
347270	EDA	dynamic hardware-software partitioning on reconfigurable system-on-chip	2003	-1.867956593323456	13.263475446189087	347297
347283	Arch	behavioral-level performance and power exploration of data-intensive applications mapped on programmable processors	2006	-1.7674546377825642	12.746202782630071	347310
347558	EDA	java-through-c compilation: an enabling technology for java in embedded systems	2004	-0.007509690776564681	12.503768837586708	347585
347600	Arch	reconfigurable pipelines in vliw execution units	1999	-1.0697468812410629	13.900538656961954	347627
347612	Arch	how simd width affects energy efficiency: a case study on sorting	2016	-0.24514128766406826	13.775733215986572	347639
347616	Arch	evaluation of extended dictionary-based static code compression schemes	2005	-1.2098420248565886	14.096011875956496	347643
347764	Arch	power- and complexity-aware issue queue designs	2003	-0.3948531237942899	14.567182973859275	347791
347838	EDA	skew insensitive physical links for network on chip	2006	-2.3573010878105185	14.943245769037965	347865
347851	Robotics	an fpga-based daughtercard for ti's c6000 family of dsks	2005	-2.0836146162682154	11.89688895520138	347878
347925	HPC	conjugate gradient sparse solvers: performance-power characteristics	2006	-0.3832706131967904	14.20011252317317	347952
347943	Arch	dvpp: a vlsi dynamic-graph ensemble machine	1988	-2.2132847715287642	13.309319407686504	347970
347966	EDA	optimize your power and performance yields and regain those sleepless nights	2010	-2.7514444970528595	13.908370196989994	347993
348024	Arch	virtual cluster scheduling through the scheduling graph	2007	0.11868620345915655	12.96098225578059	348051
348237	EDA	rapid functional modelling and simulation of coarse grained reconfigurable array architectures	2011	-2.118403279446011	12.292358386202118	348264
348253	Arch	an eclectic 5th generation architecture for ultra high speed computing	1986	-1.0123433654734408	12.036297178401703	348280
348443	EDA	exploring iss abstractions for embedded software design	2008	-1.9764706423413816	12.103382585180912	348470
348721	EDA	a systemc-based framework for modeling and simulation of networked embedded systems	2008	-2.094313571730928	13.41654255496482	348748
348773	HPC	a multiprocessor architecture for the massively parallel model gca	2006	-1.2890770450538125	11.37536578962283	348800
348903	Arch	optimization strategies for a java virtual machine interpreter on the cell broadband engine	2008	-0.00247963833630914	12.667116166009624	348930
348944	Arch	a proposal for improving optimizer quality via dynamic analysis	1988	-0.0776969529638493	11.51709906286946	348971
349146	EDA	flex: a high-level language for specifying customized microprocessors	1985	-2.3951036162619834	11.461036082391665	349173
349287	Embedded	futurebus - the independent standard for 32-bit systems	1986	-2.413624603816371	11.845368768288024	349314
349355	EDA	fast and accurate processor models for efficient mpsoc design	2010	-1.8944668429442757	12.695651210419733	349382
349448	EDA	enabling fpgas for future deep space exploration missions: improving fault-tolerance and computation density with r3tos	2011	-2.315544004799491	14.07919856619804	349475
349533	DB	the schuss filter: a processor for non-numerical data processing	1984	-0.582184521619192	11.982697492280419	349560
349551	Arch	simulation of noc power-gating: requirements, optimizations, and the agate simulator	2016	-2.778682385820696	14.575966866636847	349578
350089	EDA	research on communication technology of complex system based on fpga dual-port rams	2016	-2.1205663858760784	13.759395092852195	350116
350411	Arch	within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor	2011	-1.5263054105712341	14.903776920828836	350438
350424	Arch	dtpl push down list memory	1967	-2.2107417370553155	11.933394329098963	350451
350500	EDA	gepard - a high-level generation flow for partially reconfigurable designs	2008	-2.1422059447499646	12.67761200723881	350527
350579	Arch	on the energy-efficiency of byte-addressable non-volatile memory	2015	-0.8297186595372875	14.870223968924224	350606
350686	PL	hardware synthesis using safl and application to processor design	2001	-1.3828310306369125	12.241581067014264	350713
350821	EDA	design space exploration and optimization of embedded memory systems	2006	-0.22180182070865687	12.140495389121359	350848
350943	EDA	a fast and autonomous hls methodology for hardware accelerator generation under resource constraints	2013	-1.95101750135686	12.864898979259285	350970
351020	Arch	on the implication of ntc versus dark silicon on emerging scale-out workloads: the multi-core architecture perspective	2017	-0.9990454110389114	14.698997055191192	351047
351087	EDA	code compression techniques for embedded systems and their effectiveness	2003	-0.7913121333206746	13.862144038011406	351114
351094	Arch	a performance and energy exploration of dictionary code compression architectures	2011	-1.0304822347239424	13.913290844708117	351121
351272	EDA	implementation of low frequency finite state machines using the virtex srl16 primitive	2007	-2.366147884218942	12.018962452214911	351299
351366	HPC	throughput improvement of molecular dynamics simulations using reconfigurable computing	2007	-0.145527064546083	11.886031284832333	351393
351402	Arch	instruction scheduling for clustered vliw architectures	2000	-0.41867173524890255	13.771244946352713	351429
351520	EDA	multi-layer bus minimization for soc	2010	-1.2408825393213196	14.843633515045251	351547
351560	Arch	a 13.1gops/mw 16-core processor for software-defined radios in 40nm cmos	2014	-2.1733475301979945	13.38924446200398	351587
351658	Arch	a fully associative, tagless dram cache	2015	0.07170624973264883	14.957941492128212	351685
351667	Embedded	bottleneck analysis and alleviation in pipelined systems: a fast hierarchical approach	2009	-0.2962169742529218	13.779452906196088	351694
351931	EDA	binary synthesis	2007	-2.1008894644452467	11.78182728769506	351958
352017	EDA	high level design approach to accelerate de novo genome assembly using fpgas	2014	-1.6305741867623622	12.61015953121042	352044
352121	Arch	a fully-programmable memory management system optimizing queue handling at multi-gigabit rates	2003	-1.811359999307147	14.982471429770547	352148
352231	Arch	efficient checkpointing of loop-based codes for non-volatile main memory	2017	0.4820457353848972	14.517430742275353	352258
352278	SE	petri net based performance modeling for effective dvfs for multithreaded programs	2011	0.10014244187785143	14.735591593752948	352305
352552	Theory	algebraic multigrid employing mixed structured-unstructured data on manycore hardware	2016	0.30149820996326	11.337740136878276	352579
352610	Arch	on reducing register pressure and energy in multiple-banked register files	2003	-0.4246056331294802	14.766067824955266	352637
352703	HPC	hpc on fpga clouds: 3d ffts and implications for molecular dynamics	2017	0.35152462014173164	12.062092579133509	352730
352866	Arch	high level synthesis of pipelined instruction set processors and back-end compilers	1992	-0.27249530277221284	12.362983185846653	352893
352893	EDA	thermal sensor allocation for 3dics using three dimensional thermal sensors	2014	-2.0210797982443602	14.61278882904961	352920
352979	HPC	operation and data mapping for cgras with multi-bank memory	2010	-0.7630996688507102	13.817732460127914	353006
353051	Arch	leakage-saving opportunities in mesh-based massive multi-core architectures	2009	-0.6915052174802356	14.339382521858964	353078
353159	Arch	a hierarchical 3-d floorplanning algorithm for many-core cmp networks	2011	-2.73481788970972	14.60337172554565	353186
353215	EDA	a core generator for multi-alu processors utilized in genetic parallel programming	2006	-1.4488076027685106	11.620904600235331	353242
353256	Arch	improving memory subsystem performance using viva: virtual vector architecture	2009	-0.3840413128733636	12.291045727165669	353283
353514	Arch	the current state of the art in microprocessor software	1975	-1.5633303417618876	11.51648696276562	353541
353740	EDA	placing, routing, and editing virtual fpgas	2001	-2.7591399840280197	11.498723512349468	353767
353818	Arch	packetization of shared-memory traces for message passing oriented noc simulation	2018	0.030206216188828613	13.277338157197844	353845
353855	EDA	hardware-aware performance evaluation for the co-design of image sensors and vision algorithms	2016	-2.4128285580649904	12.28006121626477	353882
353883	EDA	a speed-up study for a parallelized white light interferometry preprocessing algorithm on a virtual embedded multiprocessor system	2012	-0.14333418165430606	11.73278376508889	353910
353908	EDA	8-bit cisc microprocessor core for teaching applications in the digital systems laboratory	2006	-2.966330654964556	12.02221044536035	353935
353954	EDA	buffer dimensioning for throughput improvement of dynamic dataflow signal processing applications on multi-core platforms	2017	-0.6538679608152822	14.422859182702439	353981
354003	EDA	partitioning granularity, communication overhead, and adaptation in os services for distributed reconfigurable systems on chip	2010	-0.7479102862575869	13.507063657086404	354030
354069	EDA	expanding design space for complex embedded systems with hld-methodology	2014	-2.2969458892174637	12.050782391454424	354096
354135	Arch	balanced block design architecture for parallel computing in mobile cpus/gpus	2013	-0.026877048343033498	13.483698043326562	354162
354160	NLP	the gpu vs phi debate: risk analytics using many-core computing	2015	0.3946672860644656	11.363312331239483	354187
354210	EDA	a highly efficient external memory interface architecture for avs hd video encoder	2013	-1.3837025668279503	14.423498069513874	354237
354220	HPC	low-cost register-pressure prediction for scalar replacement using pseudo-schedules	2004	0.2859655915073059	13.182280093092546	354247
354273	Arch	an adaptive technique for reducing leakage and dynamic power in register files and reorder buffers	2005	-0.5141194496978355	14.826426483004795	354300
354278	HPC	split wisely: when work partitioning is energy-optimal on heterogeneous hardware	2016	-0.17850506245352402	13.405487662367067	354305
354361	HPC	experiences with parallelizing a bio-informatics program on the cell be	2008	0.4465903278337288	11.89548432814114	354388
354558	Embedded	dynamic task mapping of graphics processing applications on many-core architectures through stream rewriting	2015	-0.15393574308334873	12.391392856609926	354585
354600	EDA	energy optimization of fpga-based stream-oriented computing with power gating	2015	-1.2652103389354072	14.543073129118714	354627
354696	Arch	proprietary code to non-proprietary benchmarks: synthesis techniques for scalable benchmarks	2011	-1.3787885860482905	12.600909151285741	354723
354744	SE	the design and implementation of an asn.1-c compiler	1990	-1.8783458931618882	11.79785341551136	354771
354783	HPC	load balancing and workload minimization of overlapping parallel tasks	1997	0.3640456960445063	12.50535231036169	354810
354847	EDA	feasibility of combined area and performance optimization for superscalar processors using random search	2007	-2.443075201295726	12.94207032405672	354874
355002	Arch	green challenges to system software in data centers	2011	0.2421751691008335	13.280412572044787	355029
355096	Arch	a study of thread level parallelism on mobile devices	2014	-0.2110562957829908	14.699886871428232	355123
355232	Arch	a study of mobile device utilization	2015	-0.3251797262147107	14.728840665926436	355259
355255	Arch	cloudsdv enabling static driver verifier using microsoft azure	2016	0.10383524429003732	12.963209365379946	355282
355379	EDA	methodology for operation shuffling and l0 cluster generation for low energy heterogeneous vliw processors	2007	-1.0218522930878882	14.174419676690748	355406
355459	Arch	l3ep: low latency, low energy program-and-verify for triple-level cell phase change memory	2017	-1.9877375849648624	14.653692887155332	355486
355546	EDA	embedded architecture co-synthesis and system integration	1996	-2.6136214428227147	12.644458461124437	355573
355696	EDA	standalone functional verification of multicore microprocessor memory subsystem units based on application of memory subsystem models	2015	-2.219524750446261	11.910125389632526	355723
356344	Arch	energy modeling of software for a hardware multithreaded embedded microprocessor	2015	-1.289209475716758	13.639655221094953	356371
356390	Arch	scheduling and optimizing stream programs on multicore machines by exploiting high-level abstractions	2013	-0.6217345334991858	12.914998589420344	356417
356564	Arch	hierarchical 3d-torus interconnection network	2000	-2.4915212508339803	14.859305900510385	356591
356577	HPC	a parallel-pipelined multiprocessor system for the radiosity method	1992	0.4669405144061083	11.302828106226425	356604
356618	Arch	generalized execution time estimation	2018	-1.9131850179929941	12.742646939478687	356645
356637	EDA	design and application of reusable soc verification platform	2011	-2.459601843154973	11.638669539053815	356664
356640	EDA	a context-aware methodology for very small data base design	2004	-1.1023300183570597	14.394230530523071	356667
356683	Security	a comparison of arm against x86 for distributed machine learning workloads	2017	0.37691373333989897	12.401876950080087	356710
356776	Arch	a risc processor for embedded applications within an asic	1991	-2.6510817489752405	13.478251468134953	356803
356968	Arch	the alpha 21164pc microprocessor	1997	-1.9089725523491536	13.015697215578056	356995
357056	EDA	a fine-grained runtime power/performance optimization method for processors with adaptive pipeline depth	2011	-0.8240312072411505	14.614016099527431	357083
357200	Robotics	keynote 2 — spacecube — a family of reconfigurable hybrid on-board science data processors	2014	-2.536575265807148	12.304363156683964	357227
357351	EDA	size-constrained code placement for cache miss rate reduction	1996	-0.5935321383667879	14.27921013947929	357378
357471	EDA	architectures for rapid prototyping of embedded signal processors	1995	-2.861402296823036	12.197224159810286	357498
357549	Visualization	overcoming the power wall by exploiting inexactness and emerging cots architectural features: trading precision for improving application quality	2016	-2.485735043138356	13.538238312793222	357576
357560	Arch	towards memory oriented scalable computer architecture and high efficiency petaflops computing	2004	-0.7308569569117827	12.492741832084956	357587
357598	Graphics	cracking the code on dna storage	2017	-3.2571097745042223	14.631216550113432	357625
357667	EDA	hazard driven test generation for smt processors	2012	0.10705611099112856	13.723100224210675	357694
357748	EDA	multiprocessor system-on-chip (mpsoc) technology	2008	-1.8295062322559084	12.412614573944278	357775
357894	EDA	architecture of an fpga-oriented heterogeneous multi-core processor with simd-accelerator cores	2010	-0.4705583435424974	13.007409483884745	357921
357941	Arch	reconfigurable processor architectures exploiting high bandwidth optical channels	1998	-1.3217150875247359	13.743632365019195	357968
357956	HPC	analyzing the energy-time trade-off in high-performance computing applications	2007	-0.29029971662768755	14.919806665068052	357983
358204	EDA	systemc coding guideline for faster out-of-order parallel discrete event simulation	2018	-0.8953812279467448	12.785575533940287	358231
358289	Robotics	developing portable fpga applications - a literature review	2013	-2.6149690520849957	12.48061854075186	358316
358873	Embedded	a framework for task scheduling and memory partitioning for multi-processor system-on-chip	2009	-1.012444207877621	14.585931813480938	358900
358930	Arch	intel® xeon® processor d: the first xeon processor optimized for dense solutions	2015	-1.8339175599945945	13.596796564413614	358957
359109	Arch	electronic packaging of the ibm system z196 enterprise-class server processor cage	2012	-2.972942809240773	13.192056846414873	359136
359159	EDA	rapid generation of custom instructions using predefined dataflow structures	2006	-1.8041983255069585	12.62346704393376	359186
359422	OS	a hardware filesystem implementation for high-speed secondary storage	2008	-1.0997260352573417	13.103629979405262	359449
359426	EDA	parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation	2010	0.38499863913918825	12.524077325377009	359453
359436	Embedded	energy consumption estimation of software components based on program flowcharts	2014	-2.2172363518022418	12.699019371409008	359463
359478	Arch	power-aware branch logic: a hardware based technique for filtering access to branch logic	2005	-0.4406874305206549	14.696058622942862	359505
359494	HPC	a fully parameterized virtual coarse grained reconfigurable array for high performance computing applications	2016	-1.6525507110668043	13.372344926235936	359521
359496	EDA	fast, accurate design space exploration of embedded systems memory configurations	2007	-1.3803820811903205	13.547453799017687	359523
359528	HPC	the logp and mlogp models for parallel image processing with multi-core microprocessor	2010	-0.11677885327588942	11.894075776769133	359555
359619	Arch	a novel methodology for designing high-performance and low-energy fpga routing architecture	2006	-2.7895092270826267	14.3701553186891	359646
359639	EDA	fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures	2004	-2.265543875166008	11.769416528510144	359666
359897	Arch	dynamic instruction scheduling and the astronautics zs-1	1989	0.2884585399540924	11.850363648667884	359924
359932	EDA	low-power algorithm for automatic topology generation for application-specific networks on chips	2008	-2.394740700069228	14.609317671726904	359959
359957	EDA	continuous interconnect provides solution to density/performance trade-off in programmable logic	1994	-3.1793049377708678	12.085405900455392	359984
360126	HPC	communication requirements and interconnect optimization for high-end scientific applications	2010	0.15894334001302576	11.959415218404812	360153
360488	Arch	in-memory intelligence	2017	-0.8203138833223574	13.420894837516524	360515
360544	HPC	fast failure erasure encoding using just in time compilation for cpus, gpus, and fpgas	2017	-0.2284263510566381	12.277779777543884	360571
360738	EDA	a lightweight-system-level power and area estimation methodology for application specific instruction set processors	2014	-2.312864651041568	13.227143231521412	360765
360761	EDA	a novel methodology for evaluating the energy consumption of ip blocks in system-level designs	2018	-2.22939976118812	12.855279609871678	360788
360946	Arch	functional abstraction driven design space exploration of heterogeneous programmable architectures	2001	-1.6902925907806357	12.287755679601753	360973
361009	Arch	software toolchain for large-scale re-nfa construction on fpga	2009	-2.939448541642168	12.001288845783176	361036
361017	EDA	towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems	2015	-2.1855920557811155	12.057086763004612	361044
361370	EDA	a constraint-based application model and scheduling techniques for power-aware systems	2001	-1.3485168656898798	15.005860992470204	361397
361532	HPC	modeling performance through memory-stalls	2012	0.2342895254673824	11.315688746467846	361559
361550	EDA	development cost and size estimation starting from high-level specifications	2001	-3.0528241017273365	11.47494565345183	361577
361771	EDA	p2edas: asynchronous, distributed event driven simulation algorithm with inconsistent event preemption for accurate execution of vhdl descriptions on parallel processors	2001	-1.5987011018794366	11.474223589100136	361798
361809	DB	a novel memory management method for multi-core processors	2016	-0.8666330565320818	13.3082499691429	361836
361954	Arch	on availability of bit-narrow operations in general-purpose applications	2000	-0.7097910992689026	13.345341824915936	361981
362063	EDA	xeemu: an improved xscale power simulator	2007	-0.9135191589679188	14.397781408074502	362090
362137	Arch	optimal periodical memory allocation for logic-in-memory image processors	2006	-1.253917719308378	12.775916129364667	362164
362155	Arch	adaptive power and resource management techniques for multi-threaded workloads	2013	0.04039092408364808	14.891185959886716	362182
362184	EDA	a reconfigurable coarse-grain data-path for accelerating computational intensive kernels	2005	-1.288501930454231	12.815109147209391	362211
362234	EDA	calibration error bound estimation in performance modeling	2013	0.4106923912662847	12.836164674304385	362261
362426	HPC	static scheduling of the lu factorization with look-ahead on asymmetric multicore processors	2018	-0.4488260674322126	13.652224759702325	362453
362450	EDA	performance analysis of a jpeg encoder mapped onto a virtual mpsoc-noc architecture using tlm 2.0.1	2013	-1.8496808362626005	13.14729170401517	362477
362551	EDA	behavioral synthesis optimization using multiple precision arithmetic	1998	-1.8571710546436515	12.650871901197796	362578
362589	Arch	a many-core architecture for in-memory data processing	2017	0.20691531232793026	12.750924204462613	362616
362592	EDA	dynamo: a runtime partitioning system for fpga-based hw/sw image processing systems	2007	-1.0693483191577815	12.322087139459953	362619
362622	Arch	effective vlsi processor architectures for hll computers: the risc approach	1989	-1.2680034324292653	11.69761337788496	362649
363007	Arch	a theoretical framework for algorithm-architecture co-design	2013	-0.20765800873252865	12.349409867747806	363034
363052	EDA	intelligent interleaving of scenarios: a novel approach to system level test generation	2007	-2.7079684124598526	11.85906803794525	363079
363068	EDA	simulative buffer analysis of local image processing algorithms described by windowed synchronous data flow	2007	-1.6582259353748316	11.589468029106134	363095
363072	HPC	on the resilience of conjugate gradient and multigrid methods to node failures	2017	-2.5460767836222016	14.281236231926849	363099
363101	Arch	on enhancing simd-controlled dsps for performing recursive filtering	2006	-1.8863226687086516	11.382158766943894	363128
363353	EDA	effective loop partitioning and scheduling under memory and register dual constraints	2008	-0.5092930367480665	13.704710770141899	363380
363563	DB	improving the efficiency of direct-memory-access output operations	1973	-2.096520438800608	11.28604576534864	363590
363581	Arch	a delay-optimal static scheduling of dsp applications mapped onto multiprocessor architectures	2006	-1.8655177112776251	13.601883081518444	363608
363608	EDA	an fpga acceleration for the kd-tree search in photon mapping	2013	-0.57938473457925	11.37174142450261	363635
363667	HPC	replacement techniques for improving performance in sub-block caches	2014	-0.2472288785546344	14.398838714208967	363694
363761	EDA	maximal interconnect resilient methodology for fault tolerance, yield, and reliability improvement in network on chip	2011	-2.9759126462692995	15.072299897926765	363788
363826	Arch	latte: locality aware transformation for high-level synthesis	2018	-0.4300633883176568	13.781940126067918	363853
363913	HPC	scf: a device- and language-independent task coordination framework for reconfigurable, heterogeneous systems	2009	-0.14216490321211528	12.60646206663832	363940
364034	Arch	evaluating the performance of dynamic branch prediction schemes with bpsim	1997	0.15876815625728274	13.052679892545815	364061
364124	EDA	towards rapid dynamic partial reconfiguration in video-based driver assistance systems	2010	-2.151338888911557	12.969318810911648	364151
364130	Arch	fpga implementation of programmable logic controller compliant with en 61131-3	2013	-2.3995658147537147	11.829295459225015	364157
364198	EDA	timing driven co-design of networked embedded systems	2000	-3.1717871048970387	12.663211964006463	364225
364214	Arch	regulus: a high performance vlsi architecture	1988	-2.7707765338448285	12.589181538566756	364241
364220	Arch	swapcodes: error codes for hardware-software cooperative gpu pipeline error detection	2018	0.4315493884004309	13.716536457710124	364247
364238	EDA	accurate and efficient processor performance prediction via regression tree based modeling	2009	-0.04747366853527064	13.11199277122282	364265
364257	EDA	partial expansion of dataflow graphs for resource-aware scheduling of multicore signal processing systems	2014	-1.031210312854516	12.931101455308387	364284
364268	HPC	energypu and energyphi monitor for power consumption and performance evaluation on nvidia tesla gpu and intel xeon phi	2016	0.053047819155818125	13.142387461024313	364295
364480	EDA	time-energy design space exploration for multi-layer memory architectures	2004	-1.8960654406270123	13.29204218327877	364507
364721	EDA	a partition method of soc design serving the multi-fpga verification platform	2014	-3.093420709313488	12.287759710595047	364748
364762	EDA	on-chip communication architectures for reconfigurable system-on-chip	2003	-3.1353581862157367	12.203060660632355	364789
364976	Arch	vhc: quickly building an optimizer for complex embedded architectures	2004	-0.7116719225251372	12.406047525240053	365003
364994	HPC	a data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel	2016	-0.22456842387948087	11.960562242079732	365021
365148	EDA	application-driven processor design exploration for power-performance trade-off analysis	2001	-1.7668831237217892	13.778377000658232	365175
365284	Embedded	multipattern string matching on a gpu	2011	-0.1464221332760179	11.45282945222991	365311
365533	HPC	on the design of hybrid routing mechanism for mesh-based network-on-chip	2015	-2.5919611515002976	14.506575360103161	365560
365592	HPC	towards energy-efficient linear algebra with an atlas library tuned for energy consumption	2015	-0.1649611749564827	12.853008871358865	365619
365749	Arch	instruction buffering exploration for low energy embedded processors	2003	-0.8104627322875072	14.246990992637008	365776
365877	Arch	on the impact of 3d integration on high-throughput sensor information processing: a case study with image sensing	2013	-2.7134927262125528	14.293594371320227	365904
365882	HPC	mn-mate: elastic resource management of manycores and a hybrid memory hierarchy for a cloud node	2015	0.42513279944713134	14.984926157373856	365909
365940	EDA	multiobjective optimization of a parameterized vliw architecture	2004	-2.0798732168920746	13.090190516494891	365967
365943	OS	fail-safe and fail-operational systems safeguarded with coded processing	2013	-3.1441792368680126	13.600831096888015	365970
366262	EDA	a 47×10gb/s 1.4mw/(gb/s) parallel interface in 45nm cmos	2010	-3.026873069112178	14.565431106221919	366289
366306	EDA	a dynamic stream link for efficient data flow control in noc based heterogeneous mpsoc	2013	-1.6566851660862103	14.773655525258885	366333
366662	EDA	runtime-quality tradeoff in partitioning based multithreaded packing	2016	-2.725641002500644	13.054476390379381	366689
366664	Arch	noc router lifetime improvement using per-port router utilization	2018	-2.651190006811453	14.939846092017198	366691
366729	EDA	estimating worst-case latency of on-chip interconnects with formal simulation	2017	-2.7529142440575214	11.67132038464417	366756
366771	EDA	design of adaptive multiprocessor on chip systems	2007	-2.3104538956617917	12.106157172522572	366798
367537	EDA	energy minimization at all layers of the data center: the paradime project	2016	-0.028457364319031564	14.198770568349344	367564
368011	Embedded	mapping embedded applications on mpsocs: the mnemee approach	2010	-1.5136300718286038	12.870488720769696	368038
368093	EDA	interprocedural compiler optimization for partial run-time reconfiguration	2006	-0.6882532674775333	13.323581993895171	368120
368198	EDA	a concurrent instruction scheduling and recoding algorithm for power minimization in embedded systems	2010	-1.2186936058512032	13.82827957950763	368225
368257	HPC	a 275mw heterogeneous multimedia processor for ic-stacking on si-interposer	2011	-1.3385610150020606	12.552287308143885	368284
368269	EDA	optimization of start-up time and quiescent power consumption of fpgas	2005	-2.280858951435988	14.159242630693695	368296
368308	Arch	a microcoded multiprocessor crossbar network communications controller	1984	-1.6424456108298189	13.365106813676102	368335
368360	EDA	a developing method for parallel program based on system generator	2014	-0.7828164619794736	12.402257412362431	368387
368520	EDA	rescheduling of power gating instructions for reduction of in-rush current	2018	-0.6727654342985965	14.617849329210069	368547
368530	EDA	multi-processor system-level synthesis for multiple applications on platform fpga	2007	-2.0772163175513145	12.443802828169026	368557
368727	Embedded	predictability of image processing algorithms on heterogeneous mpsoc	2015	-0.6249631083602681	13.214905462985664	368754
368986	EDA	application mapping for chip multiprocessors	2008	0.27722266864136985	13.922318942317162	369013
369240	EDA	leveraging latency-insensitivity to ease multiple fpga design	2012	-1.992261994076396	12.968391334478257	369267
369447	EDA	vme crate interconnection through the sci network in large data acquisition systems	2000	-2.214126180416989	11.376382044975712	369474
369557	Arch	quantitative evaluation of common subexpression elimination on queue machines	2008	0.3814774893472625	12.621151511920534	369584
369742	Arch	critical block scheduling: a thread-level parallelizing mechanism for a heterogeneous chip multiprocessor architecture	2007	-0.6597570593827358	13.538929652254385	369769
369757	Arch	elastic cgras	2013	-0.9302740081864608	13.7682032748032	369784
370019	EDA	special purpose vs. general purpose hardware for da	1982	-2.1308912285048085	11.29634369694139	370046
370103	HPC	the mpact (tm) media processor redefines the multimedia pc	1996	-2.14192071455666	12.353857724124367	370130
370328	HPC	tensorflow acceleration on arm hikey board	2018	0.3071307028573206	12.023049796235766	370355
370485	HPC	a data locality methodology for matrix–matrix multiplication algorithm	2010	-0.2744225762681426	11.330781022421439	370512
370635	HPC	methodology for performance evaluation of the input/output system on computer clusters	2011	0.04225825412194427	13.154427963480346	370662
370735	Arch	operation synchronization technique on pipeline-based hardware synthesis applying stream-based computing framework	2013	-0.9062494455257444	13.258621604140284	370762
370820	ML	an energy-based implicit co-scheduling model for beowulf cluster	2003	0.3532961798848321	14.67107310239381	370847
370903	Embedded	system level partitioning for embedded systems	2017	-1.8060016679287287	12.785146288886006	370930
370948	EDA	optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration	2010	-1.7151808872472636	14.720551771821652	370975
370977	EDA	design space exploration of 2-d processor array architectures for similarity distance computation	2017	-1.9623782097323752	11.518565800705677	371004
371039	EDA	multibank memory optimization for parallel data access in multiple data arrays	2016	-0.2786982029800347	14.335033742761926	371066
371336	EDA	innovative system-level design environment based on form for transport processing system	1998	-2.5161303278107003	11.61638191480052	371363
371449	DB	aim: energy-efficient aggregation inside the memory hierarchy	2016	0.2485773429418969	13.701963785271365	371476
371733	EDA	system-level process variation driven throughput analysis for single and multiple voltage-frequency island designs	2007	-2.71195219626389	14.282818907971182	371760
371774	EDA	systemc-based hw/sw co-simulation platform for system-on-chip (soc) design space exploration	2008	-2.447675642464299	12.130208554236738	371801
371776	Theory	hybrid evolutionary algorithm for graph coloring register allocation	2008	-0.6119946462451398	12.72118748764625	371803
371882	Arch	design considerations for the powerpc 601 microprocessor	1994	-1.7628217783237037	12.658396824024296	371909
371922	Theory	fast parallel prefix logic circuits for n2n round-robin arbitration	2012	-2.149487256020503	15.016663903540328	371949
372016	Visualization	pfmap: exploitation of particle filters for network-on-chip mapping	2015	-2.335167122977871	14.66797236261427	372043
372357	HPC	code scheduling and register allocation in large basic blocks	1988	-0.15117172430707693	12.835314396263524	372384
372367	Embedded	life-inspired systems: assuring quality in the era of complexity	2005	-3.2044161973250573	12.703007658386431	372394
372427	HCI	power efficiency of volume raycasting on mobile devices	2017	-0.6006205276450923	13.325272511700033	372454
372477	Arch	softtotem: an fpga implementation of the totem parallel processor	2002	-2.713492605067179	12.61399816390702	372504
372621	HPC	parallel evaluation of a parallel architecture by means of calibrated emulation	1994	0.26278593194504346	12.494756588522675	372648
372926	Arch	a method of constructing large-scale program processor for 8-bit system utilizing memory mapping feature	1987	-0.5883746467500556	12.177564612929926	372953
372987	HPC	an energy complexity model for algorithms	2013	-0.2807322861693893	12.554389617508495	373014
373019	Embedded	efficient modeling of preemption in a virtual prototype	2000	-1.7375104016440868	12.315731113679393	373046
373077	EDA	floorplanning and topology generation for application-specific network-on-chip	2010	-2.4149511380052315	14.797743277695858	373104
373093	EDA	a ferroelectric fet based power-efficient architecture for data-intensive computing	2018	-3.1651892763531513	14.029298327057974	373120
373212	Arch	normally-off stt-mram cache with zero-byte compression for energy efficient last-level caches	2016	-0.9697671321993392	15.089523610065072	373239
373347	HPC	power gating clustered many-core architectures	2008	-0.8724863499782233	14.778259981982176	373374
373351	EDA	platform-based resource binding using a distributed register-file microarchitecture	2006	-2.0152549363283674	13.302063968636727	373378
373353	EDA	register file power reduction using bypass sensitive compiler	2008	0.036922394294677884	13.842247452164333	373380
373394	HPC	vctlite: towards an efficient implementation of virtual cut-through switching in on-chip networks	2010	-2.504794966403449	14.098864056695346	373421
373519	HPC	fft compiler techniques	2004	0.13109824628795966	11.388720238687306	373546
373703	Arch	advances in computer architecture	2013	0.23298674391464014	12.975224986819734	373730
373745	EDA	mosp: module selection for pipelined designs with multi-cycle operations	1990	-3.0883810371337908	12.215228386446956	373772
373825	Arch	power-aware microarchitecture: design and modeling challenges for next-generation microprocessors	2000	-3.217326468501246	13.471491414505069	373852
373892	EDA	automatic generation of transaction level models for rapid design space exploration	2006	-2.3330391399254906	11.932664344081815	373919
374000	HPC	implications of memory interference for composed hpc applications	2015	0.30003299887307705	14.154443077558387	374027
374003	HPC	a set associative cache model with energy saving	2008	0.10885239853593953	14.704253949767658	374030
374084	HPC	performance tuning and optimization techniques of fixed and variable size batched cholesky factorization on gpus	2016	-0.08447713451846335	11.300623300419323	374111
374276	HPC	dynamic self-rescheduling of tasks over a heterogeneous platform	2008	-0.6368390126252523	13.308598107991333	374303
374377	Metrics	empirical and analytical approaches for web server power modeling	2014	-0.2612188213942868	15.106694659764367	374404
374649	EDA	novel chip stacking methods to extend both horizontally and vertically for many-core architectures with throuchip interface	2016	-2.5333556205083494	14.41929166208972	374676
374695	HPC	squeezing a cray-class supercomputer into a single-user package	1988	0.2851934688244229	11.573571391348437	374722
374747	Arch	research challenges on 2-d and 3-d network-on-chips	2013	-2.8299998206199515	14.280532600424591	374774
374796	Arch	a domain specific interconnect for reconfigurable computing	2008	-1.4066578088068675	12.37246742124559	374823
374829	EDA	creating the ic palette [asic design]	1990	-2.9840402538619317	11.564619232043322	374856
375100	HPC	utilizing heterogeneous memory hierarchies in the pgas model	2018	0.4932877320738996	13.249380868996857	375127
375152	EDA	abstract application modeling for system design space exploration	2006	-2.5172913567096664	11.93879624238668	375179
375169	EDA	flexible router placement with link length and port constraints for application-specific network-on-chip synthesis	2011	-2.4700045598331117	14.616133698146506	375196
375433	NLP	design, construction, and use of a single board computer beowulf cluster: application of the small-footprint, low-cost, insignal 5420 octa board	2014	-0.10471287364892226	11.53308406349908	375460
375458	Embedded	wcet-aware function-level dynamic code management on scratchpad memory	2017	-0.040852770049376465	14.153729023612367	375485
375503	Logic	implementation specific verification of divide and square root instructions	2009	-1.6306478253634298	11.485224839807689	375530
375571	Arch	next generation embedded processor architecture for personal information devices	2006	-0.5061095392101074	14.463878366530125	375598
375587	EDA	design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip	2012	-2.513466943987868	14.85608140272662	375614
375614	EDA	retargetable code optimization with simd instructions	2006	-1.116450908812375	12.601004892828415	375641
375860	EDA	design-space exploration and optimization of an energy-efficient and reliable 3-d small-world network-on-chip	2017	-2.313990230729842	14.878276377950295	375887
376033	Arch	maximizing throughput of power/thermal-constrained processors by balancing power consumption of cores	2014	-1.3494085532689055	14.963019690841124	376060
376043	Arch	an automatic design flow for hybrid parallel computing on mpsocs (abstract only)	2015	-0.6611004876604707	12.582388960107107	376070
376231	Arch	tag overflow buffering: an energy-efficient cache architecture	2005	-0.5402592715381004	14.718272488924935	376258
376245	EDA	genetic algorithms for hardware-software partitioning and optimal resource allocation	2007	-1.361616389166194	14.196137560949365	376272
376262	EDA	a framework for pc applications with portable and scalable fpga accelerators	2013	-0.4423902911761125	12.53633268839018	376289
376273	HPC	an investigation of the effects of hard and soft errors on graphics processing unit-accelerated molecular dynamics simulations	2014	-2.9825987663160847	14.157905891239569	376300
376462	Arch	a simple mechanism for detecting ineffectual instructions in slipstream processors	2004	0.2506275687133194	14.134277171250405	376489
376669	DB	fpga acceleration for the frequent item problem	2010	-0.5730913298029524	11.884805518150735	376696
376735	EDA	integrating virtual platforms into a heterogeneous moc-based modeling framework	2012	-2.030450993906366	12.40058555065258	376762
376855	Arch	heterogeneous cluster architectures and applications	2016	0.4548956265478192	11.897079178618787	376882
376884	Arch	a tagless cache design for power saving in embedded systems	2011	-0.4461018975535	14.667385441293323	376911
376917	EDA	routing aware switch hardware customization for networks on chips	2006	-2.5714085738900945	14.337931036816613	376944
376941	Arch	implementation and modeling for high-performance i/o hub used in sparc m7 processor-based servers	2015	-1.4914458029459725	13.363566982388706	376968
376975	PL	integrated prepass scheduling for a java just-in-time compiler on the ia-64 architecture	2003	-0.06770637402466073	12.791689532311914	377002
376986	Arch	rapid heterogeneous prototyping from simulink	2015	-1.5267745808456596	12.838289087158735	377013
377209	DB	stream join processing on heterogeneous processors	2013	0.4126914651662445	12.73692284405115	377236
377438	ML	achieving high parallel efficiency on modern processors for x-ray scattering data analysis	2016	0.07265560528804166	11.640914458390348	377465
377451	EDA	a memory aware high level synthesis too	2006	-1.3647691363395622	13.18758131425851	377478
377591	Arch	read-tuned stt-ram and edram cache hierarchies for throughput and energy optimization	2018	0.14880927171198285	15.106189566545341	377618
377597	EDA	a modular coprocessor architecture for embedded real-time image and video signal processing	2007	-1.948806924009004	12.755963564677394	377624
377615	Arch	scheduling driven circuit partitioning algorithm for multiple fpgas using time-multiplexed, off-chip, multi-casting interconnection architecture	2004	-2.568659853389101	14.794280326298475	377642
377680	Arch	a serial h-tree router for two-dimensional arrays	2018	-2.917254536162105	14.377291701391124	377707
377862	SE	entra: whole-systems energy transparency	2016	-1.2136500602008904	13.695521481566141	377889
377919	Embedded	monitoring embedded software timing properties with an soc-resident monitor	2009	-3.302807776386868	12.075474592381784	377946
378023	EDA	a mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams	2017	-0.4166080659454633	13.815302670577559	378050
378369	Embedded	tickwerk: design of a let-based soc for temporal programming	2017	-0.06226179206919244	13.595917602609848	378396
378445	EDA	simulation acceleration of transaction-level models for soc with rtl sub-blocks	2005	-0.9466659300059964	13.144624728870028	378472
378524	Arch	hadoop workloads characterization for performance and energy efficiency optimizations on microservers	2018	0.017246258264356162	13.932505579948472	378551
378735	Arch	latency aware block replacement for l1 caches in chip multiprocessor	2017	0.3335213063670056	14.727059003505293	378762
378771	EDA	software optimization for embedded communication system	2013	-0.5991400243253303	13.209057321577284	378798
378841	PL	optimization of embedded dsp programs using post-pass data-flow analysis	1997	-1.1838954825526358	12.466394694871168	378868
378895	Arch	performance/energy efficiency of variable line-size caches for intelligent memory systems	2000	-0.6273307213126753	14.443488391496976	378922
379000	EDA	raising the abstraction level of hdl for control-dominant applications	2012	-2.58259577339635	11.873043216832206	379027
379167	Arch	source code transformation based on software cost analysis	2001	0.18997681785226486	12.756888117484547	379194
379206	EDA	high speed cycle approximate simulation for cache-incoherent mpsocs	2013	-1.6746155955189357	12.793210808205366	379233
379601	HPC	automatic synthesis over multiple apis from uml/marte models for easy platform mapping and reuse	2014	-1.3047597197243492	12.202694824278034	379628
379827	Arch	pm3: power modeling and power management for processing-in-memory	2018	-0.8695435259110944	14.7946655840525	379854
379853	EDA	hierarchical folding and synthesis of iterative data flow graphs	2013	-2.7508830412755643	12.1313343078439	379880
380059	HPC	adaptive parallel tiled code generation and accelerated auto-tuning	2013	-0.19692748656145415	12.696160106624225	380086
380205	EDA	ultra-efficient processing in-memory for data intensive applications	2017	-0.6373468103666892	13.685839975287347	380232
380318	Arch	code scheduling on a superscalar processor: sarch	1995	0.06808807044983904	13.411607488647013	380345
380334	Arch	harp: harnessing inactive threads in many-core processors	2014	0.31151559053097044	14.013379775402687	380361
380459	Embedded	rapid prototyping of the goertzel algorithm for hardware acceleration of exon prediction	2011	-1.8189004298467537	11.495618410744033	380486
380586	HPC	gram: graph processing in a reram-based computational memory	2019	0.39456749409697295	12.417345362245035	380613
380596	Embedded	stack filter: reducing l1 data cache power consumption	2010	-0.19493558246271106	14.674731875565724	380623
380758	HPC	a distributed simulation engine for cooperative multi-user mimo enhanced wireless communications	2009	-1.9477448879720527	12.758851257269376	380785
380780	Arch	using a local prefetch strategy to obtain temporal time predictability	2011	-0.06833008098061881	13.252921499716024	380807
380909	HPC	maximizing the throughput of high performance dsp applications using behavioral transformations	1994	-1.6521195667967017	11.730672507876596	380936
381064	EDA	enabling fast asip design space exploration: an fpga-based runtime reconfigurable prototyper	2012	-1.987608856076428	12.822643829783278	381091
381265	EDA	methodology and toolset for asip design and development targeting cryptography-based applications	2007	-1.613970608251038	12.884749995806713	381292
381469	Arch	power-aware control speculation through selective throttling	2003	-0.4028063487507253	14.83294194337962	381496
381780	DB	the unb-risc16 object file format	2012	-1.12193863348726	11.806430883653706	381807
382093	Arch	the potential of dynamic binary modification and cpu-fpga socs for simulation	2017	-0.12755821709992382	12.609611493738699	382120
382136	DB	processor reordering algorithms toward efficient gen_block redistribution	2001	0.1404143025232553	11.376168919544499	382163
382140	PL	optimal code size reduction for software-pipelined loops on dsp applications	2002	-1.0355084794717944	12.799850506988658	382167
382160	EDA	havoc: a hybrid memory-aware virtualization layer for on-chip distributed scratchpad and non-volatile memories	2012	0.11387328731364353	14.49960104671911	382187
382256	Arch	parallelism, performance, and energy-efficiency tradeoffs for in situ sensor data processing	2011	-1.1923352014232953	14.587448900205159	382283
382276	Arch	hyperblock formation: a power/energy perspective for high performance vliw architectures	2005	-1.3217085315747097	13.98083301254096	382303
382320	Arch	area and laser power scalability analysis in photonic networks-on-chip	2013	-3.2812128910311142	14.386175026169596	382347
382361	Embedded	rapid design exploration of safety-critical distributed automotive applications via virtual integration platforms	2004	-2.174267290908716	12.270242361068506	382388
382371	EDA	faster: facilitating analysis and synthesis technologies for effective reconfiguration	2012	-0.8483493281328678	12.857480842245929	382398
382591	Arch	architecture-aware real-time compression of execution traces	2015	-0.8672169550668906	14.044670284351893	382618
382696	EDA	rapid design space exploration of multi-clock domain mpsocs with hybrid prototyping	2016	-1.8981965368398503	13.026497547526931	382723
382799	Embedded	a quantitative evaluation of c-based synthesis on heterogeneous embedded systems design	2008	-1.890724640381759	12.488716879372005	382826
382836	Logic	synthesizing cyber-physical architectural models with real-time constraints	2011	-2.15901995943995	11.633909355766358	382863
382926	EDA	a multi variable optimization approach for the design of integrated dependable real-time embedded systems	2007	-1.3481542882753037	14.226661043162176	382953
382957	Arch	program graph structuring for execution in dynamic smp clusters using moldable tasks	2006	-0.314079745902032	13.173253912414406	382984
383243	Arch	instruction-set modeling for asip code generation	1996	-1.670441317512766	11.83263357989826	383270
383331	Vision	a compiler intermediate representation for reconfigurable fabrics	2006	-2.1993090936645485	11.76501940310112	383358
383461	EDA	the design and application of a high-end reconfigurable computing system	2005	-1.134845445825872	12.313000958755893	383488
383538	EDA	a probability-based instruction combining method for scheduling in vliw processors	2006	0.1656293942615634	13.207245518995856	383565
383553	EDA	jtag-axi debug ip with performance meter mode	2014	-2.5146345672362416	12.214101151854715	383580
383614	EDA	instruction-level programming approach for very long instruction word digital signal processors	2017	-1.1852603599551108	12.610110223272631	383641
383807	EDA	a mixed-mode vector-based dataflow approach for modeling and simulating lte physical layer	2010	-2.3355810025092345	13.517313374646244	383834
384014	HPC	accelerating blas and lapack via efficient floating point architecture design	2017	-0.5732165313290258	12.222183259584524	384041
384121	EDA	research of free resource rectangles management on fpga area based on cptr	2012	-1.2816792239834554	13.538134328940515	384148
384183	EDA	optimized asic/fpga design flow for energy efficient network nodes	2013	-3.1634035071048165	13.132839418111748	384210
384452	EDA	power visualization, analysis, and optimization tools for fpgas	2006	-3.0518852934458964	12.344871660061715	384479
384691	Arch	performance of the cell processor for biomolecular simulations	2007	0.1909563725413453	12.510681426564586	384718
384719	Embedded	specification and implementation of the universal time coordinated synchronization unit (utcsu)	1997	-2.799719079110376	12.923828609703904	384746
384756	EDA	fist: a framework to interleave spiking neural networks on cgras	2015	-1.2705923232150549	13.42618103035547	384783
384765	Arch	exploitation of the external jtag interface for internally controlled configuration readback and self-reconfiguration of spartan 3 fpgas	2008	-2.370196407379913	12.679912409033987	384792
384783	Arch	snug set-associative caches. reducing leakage power while improving performance	2005	-0.8684854576345139	14.963578323315721	384810
384945	Arch	marciatesta: an automatic generator of test programs for microprocessors' data caches	2011	-2.9410358456177588	12.08318045262915	384972
385084	HPC	energy consumption characterization of a massively parallel processor array (mppa) platform running a hyperspectral svm classifier	2017	-0.6089237828924057	12.142896096016704	385111
385159	EDA	implementation of dynamic reconfigurable interpolator for open architecture cnc by using fpga	2017	-2.4586223879947786	12.365442303121526	385186
385275	Logic	assertion-based verification for the spacecake multiprocessor - a case study	2005	-2.116715538960413	11.951893282670062	385302
385397	EDA	integrated circuits for communications [guest editorial]	2008	-3.2206038159326362	13.425035203777547	385424
385412	HPC	entering the petaflop era: the architecture and performance of roadrunner	2008	0.4047665872678175	12.15231261801903	385439
385517	Arch	microarchitecture support for improving the performance of load target prediction	1997	0.0278203561138357	14.511966605497156	385544
385600	Arch	warped register file: a power efficient register file for gpgpus	2013	-0.6105635519399235	14.883962179225774	385627
385610	Embedded	roberts: reconfigurable platform for benchmarking real-time systems	2012	-1.983321775788496	12.249814187471616	385637
385794	HPC	speculative tag access for reduced energy dissipation in set-associative l1 data caches	2013	-0.2723534507438325	14.803046309908115	385821
386122	EDA	fpga architecture characterization for system level performance analysis	2006	-2.18992056845203	12.683979267762053	386149
386863	EDA	needs and trends in embedded software development for consumer electronics	2009	-3.242204191898129	13.158468521105542	386890
386886	HPC	accelerating irregular computation in massive short reads mapping on fpga co-processor	2016	-0.3662753669277456	12.566094767307202	386913
386997	EDA	a ga-based design space exploration framework for parameterized system-on-a-chip platforms	2004	-2.5204898094632693	12.743694177126287	387024
387158	EDA	task-binding based branch-and-bound algorithm for noc mapping	2012	-1.6144358602937112	14.279783733926164	387185
387219	Arch	ufs: a global trade‐off strategy for loop unrolling for vliw architectures	2006	-0.955136119044874	13.517599082226115	387246
387259	EDA	a power-efficient network-on-chip for multi-core stream processors	2013	-1.8198548620519004	14.89724282009314	387286
387530	HPC	the impact of injection bandwidth performance on application scalability	2011	0.06738556464526542	13.847032500219365	387557
387617	HPC	data placement optimization in gpu memory hierarchy using predictive modeling	2018	0.4552247386398018	12.038117202613506	387644
387743	Embedded	design and performance analysis of multiprocessor streaming applications	2011	-0.5693432204136712	13.654038737336089	387770
387952	HPC	effective simd vectorization for intel xeon phi coprocessors	2015	0.01237806848670619	11.520350029856846	387979
387958	Metrics	scalable and retargetable simulation techniquesfor multiprocessor systems	2009	-0.8367954946921844	12.950959004217149	387985
388101	Arch	resource allocation in rectangular sw banyans	1982	-2.188423300346822	15.060598808339572	388128
388156	EDA	mathematical model for multiobjective synthesis of noc architectures	2007	-2.138853794903795	13.614702213434244	388183
388216	EDA	automatic fft code generation for fpgas with high flexibility and human readability	2011	-2.230079266912004	12.540015466518351	388243
388438	HPC	should we worry about memory loss?	2011	0.4428905260339662	12.035572356824286	388465
388674	Arch	the rise and fall of dark silicon	2012	-3.347909012544899	13.396785500135273	388701
388818	HPC	a three step blind approach for improving hpc systems' energy performance	2013	-0.6423472669782936	14.13593192831924	388845
388821	Arch	quku: a two-level reconfigurable architecture	2006	-2.2776222561343267	12.749776623990398	388848
388862	EDA	system-level modeling and analysis of thermal effects in wdm-based optical networks-on-chip	2014	-2.96853670980653	14.926934094858856	388889
388883	EDA	profile-guided loop parallelization and co-scheduling on gpu-based heterogeneous many-core architectures	2013	0.4312857979073393	11.73429322501986	388910
389005	EDA	an interface methodology for retargettable fpga peripherals.	2003	-2.8461410607940865	12.17883150346226	389032
389083	Arch	using run-time reconfiguration for energy savings in parallel data processing	2009	-1.683436911532366	13.667720859666344	389110
389236	Arch	advanced power and thermal management for low-power, high-performance smartphones	2012	-3.0508073885487423	14.137736675993624	389263
389632	EDA	novel architecture for loop acceleration: a case study	2005	-1.1977064315157644	12.757992670555765	389659
389652	Arch	power efficient processor architecture and the cell processor	2005	-0.035851083766335015	12.075529330886248	389679
389683	Mobile	utilizing rf-i and intelligent scheduling for better throughput/watt in a mobile gpu memory system	2012	-1.8171809543631399	13.383604179694496	389710
389781	OS	mapping streaming applications on multiprocessors with time-division-multiplexed network-on-chip	2014	-1.5099222448014822	14.934153307126154	389808
389850	Arch	parameterized floating-point logarithm and exponential functions for fpgas	2007	-1.1143030983220872	11.328527655281356	389877
389881	Embedded	on the fpga dynamic partial reconfiguration interference on real-time systems	2015	-1.2373410843036556	13.59324728433116	389908
390130	HPC	extending checksum-based abft to tolerate soft errors online in iterative methods	2014	-2.4528956743576478	14.163948151979493	390157
390419	Embedded	modeling and analyzing dataflow applications on noc-based many-core architectures	2015	-0.3513311082126957	12.697971836643887	390446
390429	EDA	efficient program scheduling for heterogeneous multi-core processors	2009	-0.3858663713607482	14.366297283130566	390456
390550	SE	challenges in multicore performance predictions	2018	-0.6582537118230168	12.780917909756086	390577
390792	Robotics	general-purpose mobile robotic platform with hybrid power module for educational purpose	2009	-2.4783288210029064	11.587888386423538	390819
390885	Arch	working-zone encoding for reducing the energy in microprocessor address buses	1998	-0.41699616154264135	14.628852636864554	390912
391035	Arch	a packet-based emulating platform with serializer/deserializer interface for heterogeneous ip verification	2010	-2.337682954555692	14.468778594645565	391062
391114	Embedded	gpu-memory coordinated energy saving approach based on extreme learning machine	2015	-0.41126431473178376	14.536327007799775	391141
391250	Arch	liquid metal: object-oriented programming across the hardware/software boundary	2008	-0.31420650076237544	12.406787376874401	391277
391258	EDA	memory-cpu size optimization for embedded system designs	1997	-1.413086209411463	12.668802502777028	391285
391339	HPC	platform-aware bottleneck detection for reconfigurable computing applications	2011	0.4928129669921469	12.425622559606682	391366
391397	HPC	the power of power-laws: or how to save power in soc	2011	-3.0685981073482727	14.087348918728113	391424
391558	Arch	a novel 2d filter design methodology	2005	-1.861507394764767	12.592363515967284	391585
391708	Arch	niagara: a 32-way multithreaded sparc processor	2005	-0.7108304054535288	13.16691933069532	391735
391824	Arch	accelerating gpgpu architecture simulation	2013	0.25119563158099784	12.298027747649114	391851
391846	Arch	cache energy reduction by dual voltage supply	2001	-1.0221248774614295	14.990042647910313	391873
391955	Vision	exploring the performance envelope of the lll algorithm	2018	-0.06460977449122035	11.673159295642956	391982
391981	Arch	binary translation and architecture convergence issues for ibm system/390	2000	-0.026004956302787263	12.808390582134864	392008
392203	Arch	redundant network traffic elimination with gpu accelerated rabin fingerprinting	2016	0.05127102432418385	12.102689656027131	392230
392245	Embedded	an ilp formulation for task scheduling on heterogeneous chip multiprocessors	2006	-0.907370406745632	14.792821234224323	392272
392311	Arch	on the optimization of sbst test program compaction	2017	-2.727988109369176	12.317318105256671	392338
392322	Embedded	auto-tuning for gpgpu applications using performance and energy model	2016	-0.10743359827683192	12.1352018067354	392349
392421	Arch	bitmask aware compression of nisc control words	2013	-1.438929875690626	13.900910752880066	392448
392448	HPC	making a case for a green500 list	2006	0.25943322117922685	12.909091854481185	392475
392637	EDA	a component model for network processor based system	2007	-1.6372445735478187	12.933293698727894	392664
392762	Embedded	a small data cache for multimedia-oriented embedded systems	2008	-0.08422664336023424	14.479681919823769	392789
393101	Arch	the design and evaluation of a selective way based trace cache	2009	-0.02272272029335161	14.618579899285686	393128
393109	HPC	application level automatic performance tuning on the single-chip cloud computer	2011	0.4991974724122938	11.88544750438102	393136
393178	EDA	efficient implementation of virtual coarse grained reconfigurable arrays on fpgas	2013	-1.602003642265929	12.858052387491961	393205
393181	EDA	perimeter-degree: a priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement	2003	-2.0953339332968017	15.114653944288126	393208
393309	EDA	an activity-sensitive contention delay model for highly efficient deterministic full-system simulations	2014	-0.33002009709716634	13.313909524645258	393336
393666	Embedded	hardware support for resource partitioning in real-time embedded systems	2013	-0.7565622058772794	13.363333790086038	393693
393925	Arch	simulation bridge: a framework for multi-processor simulation	2002	-2.0199949084249487	12.536980522672124	393952
394087	EDA	evaluation of multi-threaded processor designs for energy efficient embedded systems	2013	-0.14381847273216902	14.383321667054265	394114
394125	Arch	dynamically exploiting narrow width operands to improve processor power and performance	1999	-0.7382664394990079	14.017935239950535	394152
394209	DB	associative random access machines and data-parallel multiway binary-search join	1998	-0.7420724981980878	13.442789986577349	394236
394343	EDA	a methodology for energy efficient fpga designs using malleable algorithms	2004	-2.4240851046971934	13.151913664627466	394370
394587	Arch	overcoming the limitations of conventional vector processors	2003	0.10496862322901863	13.662353837917786	394614
394976	EDA	hardware coprocessor synthesis from an ansi c specification	2009	-2.4152148518101484	11.655718942243679	395003
394980	Arch	fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures	2013	-1.2523524290713524	13.760671881110461	395007
395104	Arch	a space- and energy-efficient code compression/decompression technique for coarse-grained reconfigurable architectures	2017	-1.0537753974593724	14.056557143678615	395131
395137	EDA	a self-tuning cache architecture for embedded systems	2004	-2.679307624663064	13.417946646565792	395164
395203	EDA	scbench: a benchmark design suite for systemc verification and validation	2018	-2.088276572777594	11.977851830140054	395230
395247	Arch	the impact of algorithms on signal processor architecture	1991	-0.5992369894063586	11.779721001165125	395274
395526	EDA	an integrated hardware/software approach for run-time scratchpad management	2004	-0.12748787993479702	12.861121232872277	395553
395730	DB	a study of hardware techniques that dynamically exploit frequent operands to reduce power consumption in integer function units	2003	-1.2177383491182254	14.11264362670772	395757
395819	EDA	highly flexible multimode digital signal processing systems using adaptable components and controllers	2006	-2.3932204853949264	13.293197067281795	395846
395950	EDA	acceleration of software algorithms using hardware/software co-design techniques	1997	-1.6591760829130369	12.269164437570328	395977
396008	Embedded	nexus capabilities for embedded software and hardware validation	2009	-0.9038088004085246	14.309314713562514	396035
396040	Arch	linux kernel drivers for i2c-manageable high precision power source based on isl22317 and pca9536 chips	2012	-2.4106555183420912	11.893429500193172	396067
396316	EDA	partitioning and pipelining for performance-constrained hardware/software systems	1999	-1.6892013635626533	12.705997461983532	396343
396458	Embedded	optimal energy saving dvfs approach of embedded processors.	2017	-0.51662724663782	14.725781153393262	396485
396494	Arch	a one's complement cache memory	1994	0.4057829576542623	14.305154369730186	396521
396749	Arch	a parallel compiler scheduler	2001	0.047339636650736185	13.126665215527387	396776
396769	HPC	lasio 3d noc vertical links serialization: evaluation of latency and buffer occupancy	2013	-2.587629905121987	15.028628966691285	396796
396784	EDA	application mapping onto mesh-based network-on-chip using constructive heuristic algorithms	2016	-2.067758954869211	14.68152128400981	396811
396843	EDA	multithreading on reconfigurable hardware: an architectural approach	2012	0.06739260184449092	12.714836498653689	396870
396854	Arch	the risc processor dmn-6: a unified data-control flow architecture	1996	-0.8852077828468826	12.642224049752555	396881
396906	Arch	parallel-processing vlsi architecture for mixed integer linear programming	2010	-2.810663702924357	11.949178453085546	396933
397056	HPC	per-call energy saving strategies in all-to-all communications	2011	-0.15341666389021205	14.752159487190404	397083
397082	EDA	a new rc design for mixed-grain based dynamically reconfigurable architectures	2009	-2.3562517851082907	13.223497055174553	397109
397102	Arch	design of a scalable asynchronous dataflow processor	2006	0.062146174688244786	12.881181474120831	397129
397163	HPC	an empirical evaluation of gpgpu performance models	2014	0.4523811815731976	12.327953057923427	397190
397411	EDA	model-driven toolset for embedded reconfigurable cores: flexible prototyping and software-like debugging	2014	-2.5244053021244413	12.225848122033328	397438
397577	EDA	atsc-m/h hardware multiplexer using simple bus arbitration and rate adaptation	2011	-1.5830182668176556	14.975802342788745	397604
397596	Arch	buri: scaling big-memory computing with hardware-based memory expansion	2015	0.21222685164927865	13.667678013014614	397623
397693	EDA	a semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only)	2010	-1.798167225915251	12.582044960530677	397720
397833	Robotics	the battle of the giants - a case study of gpu vs fpga optimisation for real-time image processing	2014	-1.1523065117512878	12.022593398818984	397860
397858	Arch	energy-efficient scheduling method with cross-loop model for resource-limited cnn accelerator designs	2017	-1.193044581926643	13.6953698847526	397885
398039	HCI	fpga-based elastic in-circuit debugging for complex digital logic design	2017	-3.07699027169162	12.128803788707517	398066
398105	EDA	intellectual property (ip) integration approach for data-flow parallel embedded systems	2012	-2.01687746536484	11.976029762389775	398132
398254	EDA	fast and accurate estimation of quality of results in high-level synthesis with machine learning	2018	-0.9410374539373576	13.17078360303877	398281
398442	HPC	keynote talk ii: accelerating data centers using reconfigurable logic	2015	-0.6526885603167453	13.02605015564915	398469
398700	EDA	power evaluation of the arbitration policy for different on-chip bus based soc platform	2007	-2.3544237187624986	13.651374060066702	398727
398717	EDA	model-based hardware design for image processing systems	2006	-1.9165422490007449	11.865790862308069	398744
398804	Arch	a scalable 3d heterogeneous multicore with an inductive thruchip interface	2013	-1.5664034993823983	13.405915015450569	398831
399095	EDA	improved pipeline data flow for dyser-based platform	2015	-1.3395598172817935	12.921989634379154	399122
399219	Arch	functional unit level parallelism in risc architecture	2009	0.027457244345518085	12.567446912635301	399246
399323	EDA	unidirectional switch-boxes for synthesizable reconfigurable arrays	2004	-2.6347410507279814	13.237026444752269	399350
399517	Arch	enabling energy-proportional computing on instruction-level parallel processors	2014	-1.1077983694936908	14.59776664477813	399544
400017	EDA	towards a complete snmp-based supervision of system-on-chips	2005	-3.3436374324467337	11.860300499574892	400044
400046	EDA	gpu based parallel image processing library for embedded systems	2014	0.2545582285934301	11.752378284500434	400073
400102	Arch	models for parallel and hierarchical computation	2007	-1.0517074106518007	13.602296489732252	400129
400105	EDA	design refinement for efficient clustering of objects in embedded systems	2005	-1.789882501761674	12.381373165747831	400132
400146	Arch	open-source variable-precision floating-point library for major commercial fpgas	2016	-1.647855940877356	12.475014600972836	400173
400183	Logic	microtesk: specification-based tool for constructing test program generators	2017	-2.249416837825758	11.508239260775484	400210
400216	EDA	dvfs space exploration in power constrained processing-in-memory systems	2017	-1.014721442474235	14.64813373217556	400243
400228	EDA	coarse-grained reconfigurable computing for power aware applications	2006	-2.326209769461761	13.3621970152804	400255
400274	Arch	optimal basic block instruction scheduling for multiple-issue processors using constraint programming	2008	-1.1425545375160526	11.357161344930704	400301
400415	Arch	evaluating the efficacy of statistical simulation for design space exploration	2006	-1.0166992002561153	13.280308018038964	400442
400429	EDA	minimizing leakage energy with modulo scheduling for vliw dsp processors	2008	-1.2305303720201066	14.962973900292427	400456
400517	EDA	a power and performance model for network-on-chip architectures	2004	-2.7257988443216874	14.211079159107499	400544
400661	Embedded	dynamic partial reconfiguration manager	2014	-1.9489317194990747	12.868789924331665	400688
400910	Arch	the energy complexity of register files	1998	-0.5948213058201489	14.465454425552409	400937
401234	HPC	a vision for gpu-accelerated parallel computation on geo-spatial datasets	2014	0.37771152436462396	11.543544368233585	401261
401430	EDA	an mpp reconfigurable architecture using free-space optical interconnects and petri net configuring	1997	-2.4513653796200185	11.467507007861867	401457
401435	EDA	reservation table scheduling: branch-and-bound based optimization vs. integer linear programming techniques	2007	-0.9371042082125504	11.797341176573939	401462
401509	EDA	a statistical approach to power estimation for x86 processors	2017	-0.6178202959840036	14.077579960319689	401536
401533	HPC	static and dynamic co-optimizations for blocks mapping in hybrid caches	2012	-0.4367983375566022	14.722644095323071	401560
401623	EDA	high-level synthesis of multiple dependent cuda kernels on fpga	2013	-0.4946862418074237	12.451539851026707	401650
401670	EDA	high-level synthesis for the design of fpga-based signal processing systems	2009	-2.0900898751231	13.446298040567186	401697
401672	Embedded	energy-efficient scheduling on multi-context fpgas	2006	-1.1840053879725272	14.722983538516667	401699
401707	EDA	design methodology for digital signal processing	1997	-3.354265998561922	12.401133389939911	401734
401765	Arch	power efficient resource scaling in partitioned architectures through dynamic heterogeneity	2006	-1.1798013486346235	14.824369766953328	401792
401948	EDA	application-specific reconfigurable xor-indexing to eliminate cache conflict misses	2006	-1.1332928642793387	13.908327760203951	401975
401961	Embedded	dynamic multi-clock management for embedded systems	2018	-0.8958945051338774	14.196793643954255	401988
401976	EDA	similarity computation using reconfigurable embedded hardware	2009	-0.3795555927105968	11.734083480833798	402003
401991	EDA	embedded dram architectural trade-offs	1998	-1.2307065834239166	13.172415270049227	402018
402004	EDA	power management in circuits design	2006	-2.9105067658781607	14.007986794275705	402031
402030	EDA	physical-layer modeling and system-level design of chip-scale photonic interconnection networks	2011	-3.25850943135411	14.208831222027914	402057
402157	Arch	towards scalability and reliability of autonomic systems on chip	2010	-2.365506521649312	13.034609199665358	402184
402566	Arch	amulet1: a asynchronous arm microprocessor	1997	-2.7713143682921326	11.694541011677599	402593
402639	Arch	software defined architectures for data analytics	2019	0.1932342273996794	12.758689351126552	402666
402874	HPC	ppim-sim: an efficient simulator for a parallel processor in memory	2001	-0.3259095184324561	13.861070603295815	402901
403002	EDA	a hardware/software co-design method of its image processing development	2000	-2.418050975881189	11.29581216298861	403029
403312	EDA	synthesis of networks of custom processing elements for real-time physical system emulation	2013	-1.1551990825798502	11.989166518077939	403339
403367	EDA	tile-based bottom-up compilation of custom mesh-of-functional-units fpga overlays	2014	-2.9025632946841338	13.019808940688165	403394
403394	EDA	the technical differences between serial ata and ultra ata technology	2009	-2.3719203492095104	11.352733770757515	403421
403449	Arch	exploiting vliw schedule slacks for dynamic and leakage energy reduction	2001	-1.364724284386133	14.821755103345492	403476
403454	EDA	low-cost hardware profiling of run-time and energy in fpga embedded processors	2011	-0.9187621373430817	13.454856309495945	403481
403478	Arch	imorc: application mapping, monitoring and optimization for high-performance reconfigurable computing	2009	-1.6196882580979115	13.008600695530895	403505
403481	EDA	runtime performance and power optimization of parallel disparity estimation on many-core platforms	2017	-0.9014136011803864	14.370565927767105	403508
403494	EDA	configurable energy-efficient co-processors to scale the utilization wall	2011	-1.0288919475557472	14.188088260730428	403521
403538	EDA	a thermal-aware scheduling algorithm for core migration in multicore processors	2015	-0.7693609286621498	13.339768630192248	403565
403667	AI	maximum-throughput mapping of sdfgs on multi-core soc platforms	2013	-1.6090513615255542	13.01140167781394	403694
403696	Arch	current trends in computer architectures: multi-cores, many-cores and special-cores	2007	-2.2000577868482107	12.791088893081625	403723
403729	EDA	a multi-sender asynchronous extension to the aer protocol	1995	-2.603993582894784	13.51747003824625	403756
403771	HPC	supercomputing with commodity cpus: are mobile socs ready for hpc?	2013	0.35132392765590154	11.955865037720532	403798
403807	Arch	the future of microprocessors	2011	-2.999571071500383	12.928637618628136	403834
403946	HPC	evaluation of knight landing high bandwidth memory for hpc workloads	2017	0.3962280420978524	12.902489567261028	403973
403963	EDA	exploring the number of register windows in asip synthesis	2002	-1.4709465591530422	13.48945759495665	403990
404046	Arch	optimization of memory banking in embedded multidimensional signal processing applications	2015	-0.4576367030104742	14.57129347741158	404073
404079	HCI	winacif: a telecom ic support tool using tcl/tk	1998	-2.3255167673859765	11.40643453578265	404106
404161	Arch	kalray mppa®: massively parallel processor array: revisiting dsp acceleration with the kalray mppa manycore processor	2015	-0.5681848048991262	11.825319667600233	404188
404277	Arch	memory access pattern-aware dram performance model for multi-core systems	2011	-0.20372126363728515	14.447132691221896	404304
404353	Arch	on the scalability of 1- and 2-dimensional simd extensions for multimedia applications	2005	-1.0953001995637333	11.975036004517913	404380
404440	Arch	a 3d-noc router implementation exploiting vertically-partially-connected topologies	2012	-2.4699301417988377	14.90487042467735	404467
404495	EDA	a 0.964mw digital hearing aid system	2011	-2.8532999684257216	13.162595242858114	404522
404522	EDA	a system-level design methodology for reconfigurable computing applications	2005	-2.6912209838670265	12.171729193318107	404549
404947	Vision	an environment for generating fpga architectures for image algebra-based algorithms	1998	-1.8952995663251984	11.522872557222975	404974
405033	EDA	an alternative choice of scratch-pad memory for energy optimization in embedded system	2008	-0.3300824084786093	14.678590094930902	405060
405152	Arch	a graph-based program representation for analyzing hardware specialization approaches	2015	-1.5731017293035294	12.034915673232836	405179
405349	EDA	run fast when you can: loop pipelining with uncertain and non-uniform memory dependencies	2017	-0.05034986025023589	13.142293999548476	405376
405473	EDA	on the viability of fpga-based integrated coprocessors	1996	-2.2078704628383385	12.707836099319179	405500
405679	EDA	towards a parameterizable cycle-accurate iss in archc	2010	-1.9514650766436388	12.654548197507514	405706
405841	EDA	a system level hw/sw partitioning and optimization tool	1996	-1.9039925821578112	12.985081788995574	405868
406007	EDA	the design of multitasking based applications on reconfigurable instruction cell based architectures	2007	-1.1559217732072484	13.493804431978425	406034
406044	Arch	optimizing throughput of power- and thermal-constrained multicore processors using dvfs and per-core power-gating	2009	-1.450138777610144	14.975355057631988	406071
406215	Arch	adapting instruction level parallelism for optimizing leakage in vliw architectures	2003	-0.8374280152477621	14.565916385611509	406242
406304	EDA	digital signal processors for communications, video infrastructure, and audio	2005	-1.867157167272789	12.277503833068481	406331
406352	EDA	hydrate: hybrid reconfigurable architecture expressions	2011	-1.8414175528877288	11.704244809976055	406379
406456	Metrics	wsps: a workload segmented parallel simulation methodology to accelerate detailed simulation	2013	0.08000449468006625	13.468090106250761	406483
406768	HPC	modeling a photonic network for exascale computing	2017	-2.2813228112615622	14.77788443912306	406795
406984	EDA	a process-variation-adaptive network-on-chip with variable-cycle routers	2011	-2.6338233749726108	15.044685703213641	407011
407043	Arch	two-level main memory co-design: multi-threaded algorithmic primitives, analysis, and simulation	2015	-0.28300299434337234	13.977650474368053	407070
407148	EDA	an opengl es 2.0 3d graphics soc with versatile hw/sw development support	2015	-2.256044832900711	12.708400693752033	407175
407177	Arch	using intel streaming simd extensions for 3d geometry processing	2002	-0.2997180338040148	11.704835295484356	407204
407217	HPC	study of raspberry pi 2 quad-core cortex-a7 cpu cluster as a mini supercomputer	2016	-0.11562189597264415	13.023775942856275	407244
407293	EDA	an optimal microarchitecture for stencil computation acceleration based on nonuniform partitioning of data reuse buffers	2014	-0.7561759751889205	13.223444869425581	407320
407429	EDA	instruction generation for hybrid reconfigurable systems	2001	-2.5719459594836023	12.461310956254769	407456
407440	EDA	system-level synthesis using evolutionary algorithms	1998	-1.8982708526745868	13.228768723179428	407467
407536	Arch	image and video processing using majc 5200	2000	-1.9845777312967368	13.103007094329572	407563
407686	HPC	exploration of load balancing thresholds to save energy on iterative applications	2016	-0.2856947721974725	14.967258237237859	407713
407837	Networks	a scalable packet sorting circuit for high-speed wfq packet scheduling	2006	-2.0007301803329764	15.054584473609689	407864
407913	Arch	communication-aware hierarchical online-placement in heterogeneous reconfigurable systems	2009	-0.9733443463510836	14.600632238648751	407940
408122	EDA	symmetric multiprocessor systems on fpga	2009	-0.5940973951158103	12.863595715531185	408149
408130	OS	a comparison of high-level full-system power models	2008	-0.16073214975875402	14.222373453585591	408157
408219	Arch	reconfigurable processor architectures	1996	-1.9675795909402167	13.269074397845495	408246
408390	Arch	bias-free branch predictor	2014	0.3694945533080175	14.275041183463285	408417
408727	Visualization	design considerations for a bipolar implementation of sparc	1988	-2.6324866930436817	12.365573210855413	408754
408853	OS	the impact of source code in software on power consumption	2016	-0.822835827891853	14.685052216297633	408880
408871	Arch	system-level integrated server architectures for scale-out datacenters	2011	-1.9626478936446112	14.597383104951312	408898
408876	HPC	sparc64 viiifx: a new-generation octocore processor for petascale computing	2010	-1.8200125492688453	13.056541572795062	408903
408956	Arch	mobile ecosystem driven application-specific low-power control microarchitecture	2015	-0.27555476001132584	12.798208922114446	408983
408960	EDA	dynamic associativity enabled dnuca to improve block localisation in tiled cmps	2016	0.05823866582318514	14.394488207581949	408987
409385	Arch	speed and area tradeoffs in cluster-based fpga architectures	2000	-1.7694007759266142	14.020116935849824	409412
409428	HPC	parallel programming and its architectures based on data access separated algorithm kernels	2010	-1.0758967131548665	12.78516050350142	409455
409482	Embedded	increasing the robustness of cuda fermi gpu-based systems	2013	-0.9475140074990226	12.57016211416215	409509
409505	HPC	exploiting asynchrony from exact forward recovery for due in iterative solvers	2015	-1.9218081338332	13.998973671327189	409532
409559	EDA	modeling dvfs and power-gating actuators for cycle-accurate noc-based simulators	2015	-2.4000968659936035	13.663620099442046	409586
409973	HPC	performance comparison of sequential and parallel compression applications for dna raw data	2016	-0.6552059067854332	12.117952403394847	410000
410045	HPC	analyzing the energy and power consumption of remote memory accesses in the openshmem model	2014	-0.028140426388759673	14.21305810174252	410072
410076	EDA	challenges for embedded multicore architecture	2010	-0.619954337592376	11.961401219641091	410103
410141	EDA	control for power gating of wires	2010	-2.9628568492043668	14.639187195690068	410168
410286	EDA	design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic	2006	-1.5277004686911562	13.082988212070994	410313
410357	HPC	bfdir: a space-efficient coherence directory based on bloom filter	2016	0.17163421159644632	14.737760668020215	410384
410420	EDA	automatic generation of high-coverage tests for rtl designs using software techniques and tools	2016	-2.921199503512151	11.309718220652835	410447
410598	EDA	c-mine: data mining of logic common cases for low power synthesis of better-than-worst-case designs	2014	-0.5305538989296661	11.88982770631454	410625
410660	Arch	a tcms-based architecture for gals nocs	2012	-1.867710162137905	14.998934699527064	410687
410733	HPC	examining the effects of cu/pe overlap and synchronization overhead when using the complete sums approach to image correlation	1991	-0.8583589932136948	11.34844574965872	410760
410774	HPC	efficient realization of givens rotation through algorithm-architecture co-design for acceleration of qr factorization	2018	-1.0545233438791604	11.436924208739159	410801
410820	EDA	an overview of methodologies and tools in the field of system-level design	2002	-3.1531491763641597	11.582055770392914	410847
410830	EDA	profiling and annotation combined method for multimedia application specific mpsoc performance estimation	2015	-1.3560963300003697	12.464802632101419	410857
410935	EDA	a multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration	2006	-2.5570925179777912	12.790073315839965	410962
411081	AI	an analysis of computational models for accelerating the subtractive pixel adjacency model computation	2015	-0.8647622483881975	11.67671344410603	411108
411104	DB	case study: implementation of a virtual instrument on a dynamically reconfigurable platform	2006	-2.4043481358669703	11.560056217105934	411131
411258	EDA	htr: on-chip hardware task relocation for partially reconfigurable fpgas	2013	-0.6739044856937652	13.985916605721355	411285
411285	HPC	a multi-objective auto-tuning framework for parallel codes	2012	-0.07194702221389761	12.369045721419976	411312
411431	Robotics	implementation of cell array neuro-processor by using fpga	1999	-2.551235397216165	12.037964075029118	411458
411481	EDA	a scalable unsegmented multiport memory for fpga-based systems	2015	-1.2277388814411996	13.870513963499631	411508
411611	EDA	transparent acceleration of program execution using reconfigurable hardware	2015	-1.0362604506751254	12.779837222808256	411638
411625	EDA	a low complexity heuristic for design of custom network-on-chip architectures	2006	-2.7610765509466018	14.601199718101913	411652
411729	HPC	loggph: a parallel computational model with hierarchical communication awareness	2010	-0.08591172671355732	11.39405099973876	411756
411731	Mobile	application-driven design of cost-efficient communications platforms.	2005	-2.555218472341886	13.07449879632276	411758
411765	EDA	address code optimization using code scheduling for digital signal processors	2002	-0.8038726474159686	13.278384538757225	411792
411806	EDA	system-level design and application mapping for wireless and multimedia mpsoc architectures	2008	-1.4071381428474854	12.401486485576026	411833
411812	EDA	towards heterogeneous solvers for large-scale linear systems	2015	-0.1566164107546622	12.053166474110355	411839
411962	Embedded	automatic tuning of multi-task programs for real-time embedded systems	1985	0.19101181447346013	12.68097323014315	411989
411975	Embedded	garbage collector refinement for new dynamic multimedia applications on embedded systems	2004	-0.2979907258120438	13.632809809993544	412002
412029	HPC	shape: a highly adaptable and parallel system	1986	-0.5218930909627231	12.600136993377486	412056
412076	Arch	a technique for efficiently managing sram-nvm hybrid cache	2013	0.08831761278514293	15.030809188546655	412103
412281	EDA	system-on-chip: reuse and integration	2006	-3.1661634639261336	12.661890727717235	412308
412354	HPC	cache equalizer: a placement mechanism for chip multiprocessor distributed shared caches	2011	0.3458392919188344	14.687948078017287	412381
412366	HPC	the cylindrical banyan multicomputer: a reconfigurable systolic architecture	1989	-2.4761736927255336	14.571412617887653	412393
412441	EDA	the nvax cpu chip: design challenges, methods, and cad tools	1992	-3.123554907249942	12.312588838332669	412468
412447	Arch	closing the software gap for interactive mini/microcomputation: direct execution of microprogrammed block-diagram primitives	1978	-0.8862034202173761	11.988397648109755	412474
412524	HPC	design and scalability analysis of bandwidth-compressed stream computing with multiple fpgas	2017	-0.04215070938203765	12.84645539567043	412551
412731	HPC	evaluation of a heterogeneous multicore architecture by design and test of an ofdm receiver	2017	-1.5999801788698018	13.004733865662171	412758
412766	EDA	a c-based rtl design verification methodology for complex microprocessor	1997	-2.5529168177281245	12.130526075251206	412793
412910	HPC	the ibm system/370 vector architecture: design considerations	1988	0.2460628739280269	11.584594630539046	412937
412988	Arch	piranha: a scalable architecture based on single-chip multiprocessing	2000	-0.26351136545041504	13.186740231501037	413015
413059	Arch	vice-upsla: a visual high level language for accurate simulation of interlocked pipelined processors	2013	-1.970301442902327	11.714313856951856	413086
413130	Arch	manycore network interfaces for in-memory rack-scale computing	2015	-0.2999461651514875	13.864674745835199	413157
413224	EDA	soft-core efpga for smart power applications	2014	-3.2399852278840107	13.149121484247324	413251
413255	HPC	implementing molecular dynamics simulation on sunway taihulight system	2016	0.1668735394967179	11.428793613505215	413282
413431	HPC	innovative technologies i - applying scalable acalis field programmable multi-cores to hpc	2006	-0.8045203903573976	12.342120364732844	413458
413556	Arch	imec: a fully morphable in-memory computing fabric enabled by resistive crossbar	2017	-0.7910346552071422	14.164660694669568	413583
413821	EDA	an operation and interconnection sharing algorithm for reconfiguration overhead reduction using static partial reconfiguration	2008	-1.7501832582584882	13.091488037648535	413848
413885	HPC	algorithm-based recovery for iterative methods without checkpointing	2011	-2.2343790589655144	14.244248071205073	413912
413984	Robotics	early matching of system requirements and package capabilities	1989	-2.546323504997221	11.765419419581704	414011
414449	Arch	leveraging nonvolatility for architecture design with emerging nvm	2015	-0.6743483642743461	14.94604278222416	414476
414558	EDA	scheduling synchronous elastic designs	2009	-3.305859580868081	13.800227206944973	414585
414678	EDA	a comparative analysis of performance improvement schemes for cache memories	2012	-0.2463503567985735	14.992530201932704	414705
415100	Arch	analysis of execution efficiency in the microthreaded processor utleon3	2011	0.26092546730012506	13.912593700198446	415127
415141	EDA	efficient design space exploration in pico	2000	-2.656865901535451	11.924874631473733	415168
415152	Embedded	system bandwidth analysis of multiview video coding with precedence constraint	2007	-2.0336404014027125	14.325194153416215	415179
415257	EDA	a scalable coprocessor for bioinformatic sequence alignments	2004	-1.9161183136808704	12.024862744233294	415284
415260	EDA	formal co-validation of low-level hardware/software interfaces	2013	-2.480617197347936	11.865733767674756	415287
415390	EDA	exploring custom instruction synthesis for application-specific instruction set processors with multiple design objectives	2010	-1.9500739925840236	13.252404740517653	415417
415408	HPC	an 80gb/s dependable communication soc with pci express i/f and 8 cpus	2011	0.06866326756096751	13.842328457517324	415435
415409	HPC	a critical for parallel processors	1995	-0.05248130558597077	11.397811398899062	415436
415430	Embedded	an embedded systems laboratory to support rapid prototyping of robotics and the internet of things	2013	-2.413837525758239	11.371552805189529	415457
415477	Arch	cross-layer self-adaptive/self-aware system software for exascale systems	2014	-0.35784154924341	14.499279809555205	415504
415517	HPC	task scheduling for dynamically configurable multiple smp clusters based on extended dsc approach	2001	-0.010024092579518888	13.198060738297055	415544
415644	Embedded	optimizing the multitask implementation of multirate simulink models	2006	-0.8474740542311751	13.639922833298936	415671
415650	Arch	energy-efficient reconfigurable hardware accelerators for data-intensive applications	2017	-0.6957095712725404	12.162202958357467	415677
415670	Arch	multiamdahl: how should i divide my heterogenous chip?	2012	-0.8784247023060234	13.840091496635154	415697
415925	Embedded	scheduling of parallelized synchronous dataflow actors for multicore signal processing	2016	-1.444524791596561	13.455561393919663	415952
416123	AI	validation and uncertainty assessment of extreme-scale hpc simulation through bayesian inference	2013	-0.33621984390805393	12.990079902477806	416150
416149	EDA	parameterised system design based on genetic algorithms	2001	-2.333897601460088	12.895909461711938	416176
416179	Arch	wavelet-based trace alignment algorithms for heterogeneous architectures	2015	0.1832783350650203	13.47026039243816	416206
416218	EDA	mt-sbst: self-test optimization in multithreaded multicore architectures	2010	-0.8544128932567143	13.72983944914039	416245
416231	Arch	memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in nvms	2017	-0.3667839028414749	14.635485717205574	416258
416262	EDA	derivation of efficient fsm from loop nests	2013	-1.055090343022355	12.805969417695055	416289
416592	HPC	a compiler-based approach for improving intra-iteration data reuse	2002	0.13381975337398705	13.28672652761481	416619
416593	HPC	a low-overhead dedicated execution support for stream applications on shared-memory cmp	2012	0.4574176796635668	12.379993245153218	416620
416630	Arch	single cycle access cache for the misaligned data and instruction prefetch	1997	-3.2576952475556253	14.368058650271136	416657
416705	HPC	power consumption and performance analysis of 3d nocs	2007	-2.5500658622228016	15.080799714863733	416732
416901	EDA	exploiting model-knowledge in high-level synthesis	2012	-1.653485158940447	12.41544782376138	416928
417023	HCI	dynamic refresh rate control for igzo display	2017	-3.098507059809421	14.108950144204421	417050
417053	SE	kactus2: a graphical eda tool built on the ip-xact standard	2017	-3.01838803132908	11.769792521678145	417080
417181	HCI	work-in-progress on a thin ieee1451.0-architecture to implement reconfigurable weblab infrastructures	2011	-2.5633119457296725	12.265090929185133	417208
417409	EDA	a simulink(c)-based approach to system level design and architecture selection	2000	-2.5354348746426734	12.859892496108046	417436
417410	Arch	accelerating large-scale graph analytics with fpga and hmc	2017	0.13363288455354555	12.027656258599087	417437
417484	Arch	on the advantages of tagged architecture	1973	-0.4956137335876809	11.42175099061153	417511
417517	Visualization	low-power 3d graphics processors for mobile terminals	2005	-1.7532723333480973	12.80603921697667	417544
417537	EDA	compilation for compact power-gating controls	2007	-1.0201531503189727	14.68084677404833	417564
417765	EDA	rapid prototyping of a risc architecture for implementation in fpgas	1995	-2.248604903038015	11.81974660570951	417792
417787	Arch	performance modeling using monte carlo simulation	2006	0.023168251005314614	13.478469847749267	417814
417988	Robotics	designing a control application by using a specialized multi-core soft microprocessor	2013	-2.1703280908151354	12.153278121703394	418015
418032	Embedded	genetic heuristics for reducing memory energy consumption in embedded systems	2010	-1.0583962744401134	13.625317124770376	418059
418122	HPC	a novel data-parallel coprocessor for multimedia signal processing	2006	-2.2159747539000083	13.182479509245145	418149
418305	EDA	design automation model for application-specific processors on reconfigurable fabric	2009	-2.32263989238834	12.46279191862872	418332
418347	Theory	udl/i version two: a new horizon of hdl standards	1993	-3.104871711602245	11.457645011852973	418374
418361	Arch	the need for power debugging in the multi-core environment	2012	-0.3290270806171722	13.806761041702776	418388
418382	EDA	cad challenges in multimedia computing	1995	-2.2635882530244236	12.461073841963241	418409
418432	EDA	quantitative evaluation of formal based synthesis in asic design	1994	-2.488560128523292	11.79321243454619	418459
418509	Arch	cache configuration exploration on prototyping platforms	2003	-1.3977167112018	13.13466105031227	418536
418545	EDA	a communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 fpgas	2009	-2.2351209594223773	13.080112279114989	418572
418704	DB	a system-on-a-chip for mpeg-4 multimedia stream processing and communication	2000	-1.731179986413804	14.77892568009143	418731
418721	Arch	the bifrost gpu architecture and the arm mali-g71 gpu	2016	-0.774176883910522	12.541056182806688	418748
418883	EDA	utilization of multiport memories in data path synthesis	1993	-2.364234855054685	12.978944111356366	418910
418960	EDA	architecture exploration based on ga-pso optimization, ann modeling, and static scheduling	2013	-2.3590339242254355	13.144373437949685	418987
418977	EDA	altivectm: bringing vector technology to the powerpctm processor family	1999	-0.5978780115882659	12.649222900332973	419004
418999	EDA	experimental evaluation and comparison of two recent network-on-chip routers for fpgas	2017	-2.7969646854780907	14.1252300845423	419026
419083	HPC	harnessing massive parallelism in the era of parallelism for the masses	2007	0.5037689827431066	11.906931796531325	419110
419193	Arch	optimizing memory access performance using hardware assisted virtualization in retargetable dynamic binary translation	2017	0.1493266751702734	13.381010672643438	419220
419203	Embedded	temporal isolation of hard real-time applications on many-core processors	2016	-0.40908169418325824	13.198750913698527	419230
419300	Arch	a reconfigurable processor architecture combining multi-core and reconfigurable processing units	2014	-1.712421971524163	13.364361212465985	419327
419555	EDA	supergenes in a genetic algorithm for heterogeneous fpga placement	2013	-2.1455538789187334	12.695016853243706	419582
419847	Arch	cell architecture: key physical design features and methodology	2007	-1.3848736164983049	12.618934306301995	419874
419888	EDA	dram row activation energy optimization for stride memory access on fpga-based systems	2015	-1.0586159276215783	14.094150713065872	419915
420090	PL	exploiting task- and data-level parallelism in streaming applications implemented in fpgas	2013	-0.8964080939765299	12.800878029578106	420117
420499	Arch	enable ++: a second generation fpga processor	1995	-2.7220421649787303	11.511430945387367	420526
420585	EDA	an 8640 mips soc with independent power-off control of 8 cpus and 8 rams by an automatic parallelizing compiler	2008	-1.2131976197329095	14.60013794605164	420612
420722	EDA	automatic compilation of data-driven circuits	2008	-3.120295360636163	11.397671985506252	420749
420779	HPC	compiler transformations meet cpu clock modulation and power capping	2016	-0.10606352410616204	13.513477297965656	420806
420824	HPC	implementing scientific simulation codes tailored for vector architectures using custom configurable computing machines	2011	-0.03069539531110776	11.879189511467853	420851
420938	HPC	a study of hardware performance monitoring counter selection in power modeling of computing systems	2012	-0.3304728357769678	14.101836869848535	420965
421243	Embedded	exploring the design space for network protocol stacks on special-purpose embedded systems	2009	-2.1008332278196007	12.258708242550194	421270
421342	Arch	implementation of a design-for-test architecture for asynchronous networks-on-chip	2007	-2.9018755193096135	13.768865781881358	421369
421405	Robotics	reduction of electronic control units in electric vehicles using multicore technology	2012	-2.5838378828979143	12.833395292204745	421432
421461	EDA	efficient design-for-test approach for networks-on-chip	2019	-3.312085261365372	14.593885843778455	421488
421493	EDA	performance evaluation of an event-driven logic simulation machine	1992	-1.453372850611	11.839525930658343	421520
422450	Embedded	mixed-signal bist computation offloading using ieee 1687	2017	-2.6747065363348765	12.977148851061509	422477
422497	EDA	physical design exploration of 3d tree-based fpga architecture	2013	-2.7262325212513168	14.818722661246117	422524
422625	Arch	an on-chip interconnection qos verification platform of processor of large data for architectural modeling analysis	2015	-1.8515163201175717	12.426311995395563	422652
422641	EDA	an fpga-based dynamically reconfigurable platform: from concept to realization	2006	-1.554454660165778	13.196116636061179	422668
422649	ML	soft error resilience in big data kernels through modular analysis	2016	-0.25886540431813426	13.619385578177301	422676
422684	EDA	acceleration of behavioral simulation on simulation specific machines	1997	-1.6889100691229917	12.015800445907368	422711
422721	PL	combinatorial spill code optimization and ultimate coalescing	2014	-0.08812186395283447	12.213753548467269	422748
422908	EDA	synthesis and layout of an asynchronous network-on-chip using standard eda tools	2014	-3.1977230648861603	11.736961089058113	422935
422922	EDA	customizable computing	2015	-0.6493613010309129	12.495201806614896	422949
423049	HPC	enhancing the scalability of many-core systems towards utilizing fine-grain parallelism in task-based programming models	2017	-0.09700398797077134	12.790760075159627	423076
423099	EDA	the design of mixed hardware/software systems	1996	-2.854193954813674	11.874846097867875	423126
423199	HPC	performance evaluations of multiple gpus based on mpi environments	2017	-0.135839976787218	11.385866438408264	423226
423435	Arch	improving auto-tuning convergence times with dynamically generated predictive performance models	2015	0.44023734401025466	12.140981198205175	423462
423919	Arch	optimizing instruction tlb energy using software and hardware techniques	2005	-0.11101630589690456	14.804380952851107	423946
423939	Embedded	leveraging virtual prototype models for hardware verification of an accelerated network packet processing engine	2015	-2.300118167343344	11.9151828511128	423966
423975	EDA	image and video processing platform for field programmable gate arrays using a high-level synthesis	2012	-2.024733704578705	12.241467068566921	424002
424134	EDA	hardware/software partitioning of vhdl system specifications	1996	-2.022881353699314	12.04109502557158	424161
424309	EDA	design of a tailor-made memory protection unit for low power microcontrollers	2013	-2.7191050014399685	15.019301065848511	424336
424383	Arch	a novel vlsi design of dctq processor for fpga implementation	2015	-2.671914754420201	13.255438579878676	424410
424413	Arch	instruction set architectural guidelines for embedded packet-processing engines	2012	-2.0769140714373733	14.512025384222241	424440
424484	EDA	a 4320mips four-processor core smp/amp with individually managed clock frequency for low power consumption	2007	-2.3680629056069247	14.051245579061716	424511
424587	Embedded	energy efficient data transmission for ray tracing on mobile computing platform	2013	-1.0039988110650644	13.026479781803793	424614
424692	HPC	memristor-cmos analog co-processor for acceleration of high performance computing applications	2018	-1.353078750645197	11.758506789433794	424719
425477	EDA	a case study in low-power system-level design	1995	-3.1756570691648864	12.833094446334233	425504
425479	HPC	an efficient dispatcher for large scale graphprocessing on opencl-based fpgas	2018	-0.691627041519107	12.7161651114826	425506
425614	EDA	ariadne: agnostic reconfiguration in a disconnected network environment	2011	-3.0262471633398107	14.988914860791551	425641
425635	Arch	low-power heterogeneous computing via adaptive execution of dataflow actors	2017	-0.999507673177284	12.574176375814007	425662
425670	EDA	hibi communication network for system-on-chip	2006	-2.5406421797163112	14.602664301888856	425697
426054	EDA	design of an area-efficient and low-power hierarchical noc architecture based on circuit switching	2009	-2.579044329135068	15.03414180702182	426081
426147	Embedded	performance evaluation of fpga-embedded web servers	2007	-2.1306463057100005	13.002088180740495	426174
426158	HPC	content addressable memory processor	1973	-1.2430233739722458	12.036053158286256	426185
426213	Embedded	a performance evaluation method for optimizing embedded applications	2003	-1.3734798558449584	13.511028016332702	426240
426217	EDA	surface wave communication system for on-chip and off-chip interconnects	2012	-2.9238974228748096	14.618549096429286	426244
426306	Embedded	exploring sw performance using preemptive rtos models	2010	-0.0597455993221053	13.9739514243749	426333
426307	EDA	extracting memory-level parallelism through reconfigurable hardware traces	2013	-0.5839202377226391	13.194737129922238	426334
426324	Arch	massively parallel wireless reconfigurable processor architecture and programming	2003	-1.9605546160033172	11.969990790665808	426351
426341	EDA	compiler-directed variable latency aware spm management to copewith timing problems	2007	-0.6906268035962997	14.937908751886225	426368
426418	HPC	rapid prototyping for an optimized mpeg4 decoder implementation over a parallel heterogeneous architecture	2003	-1.353437364596195	12.640700980507752	426445
426522	EDA	synchronous logic simulator	1967	-3.1189306767360514	11.317161957180982	426549
426696	Arch	plx: an instruction set architecture and testbed for multimedia information processing	2005	-1.1838896917369026	12.191124420210187	426723
426746	HPC	harnessing adaptivity analysis for the automatic design of efficient embedded and hpc systems	2013	-2.815230158418069	13.622903867931983	426773
426957	Embedded	task scheduling for heterogeneous reconfigurable computers	2004	-0.8994111471613255	13.608555647446805	426984
427034	EDA	performance and resource modeling for fpgas using high-level synthesis tools	2013	-1.4309415604643576	13.022182780373804	427061
427308	EDA	floating-point unit reuse in an fpga implementation of a ray-triangle intersection algorithm	2006	-1.106509017510311	12.482963498471367	427335
427373	EDA	buffer engineering for modified fat tree nocs for many-core systems-on-chip	2014	-2.4627900888475103	14.548157708133836	427400
427400	Visualization	fault tolerance of a general purpose computer implemented by very large scale integration	1980	-3.2859022980348644	12.102930537955384	427427
427510	Embedded	task scheduler for dual-core real-time systems	2016	0.2715876732433121	15.049991210381771	427537
427578	EDA	sustainability through massively integrated computing: are we ready to break the energy efficiency wall for single-chip platforms?	2011	-0.23411858738807936	12.582575023029209	427605
427638	EDA	energy- and performance-aware mapping for regular noc architectures	2005	-1.9661584036264264	14.776053726537596	427665
427696	Arch	twin-load: bridging the gap between conventional direct-attached and buffer-on-board memory systems	2016	-0.22517958408165734	14.432602352253307	427723
427704	Embedded	a re-configurable ftl (flash translation layer) architecture for nand flash based applications	2007	-1.1054077113063276	14.278084939018347	427731
427812	EDA	design of homogeneous communication infrastructures for partially reconfigurable fpgas.	2007	-2.010266022598967	13.227716736355738	427839
428218	EDA	computational reflection and its application to platform verification	2012	-2.417485884699794	11.819734079747887	428245
428262	EDA	wave-pipelined multiplexed (wpm) routing for gigascale integration (gsi)	2005	-3.2421298206291707	14.622904700240348	428289
428354	Embedded	extended overlay architectures for heterogeneous fpga cluster management	2017	-1.2452995160556166	13.428102016025665	428381
428365	Arch	multithreaded virtual-memory-enabled reconfigurable hardware accelerators	2006	0.07279171474355776	12.565680479034786	428392
428410	Arch	using transmission lines for global on-chip communication	2012	-2.640161763598837	15.021117835531163	428437
428412	Arch	reconfigurable architectures and instruction sets: programmability, code generation, and program execution	2006	-1.300550456787051	12.825287939478088	428439
428435	Embedded	a novel codesign methodology for real-time embedded cots multiprocessor-based signal processing systems	2000	-2.1972564279279543	11.96146086011402	428462
428594	Arch	differential fcm: increasing value prediction accuracy by improving table usage efficiency	2001	0.3914875788459847	14.094761795162109	428621
428787	EDA	an efficient and flexible methodology for modelling and simulation of heterogeneous mechatronic systems	1999	-2.2115442379819568	12.1111069407028	428814
428800	EDA	integration of vhdl into a system design environment	1995	-2.3766097797794496	11.817605173819892	428827
428933	EDA	fast and accurate resource estimation of rtl-based designs targeting fpgas	2008	-1.4712807694754708	12.693577910754732	428960
428943	Networks	fast board-level prototyping of a speech recognition system using virtual emulation	1997	-2.5432589692327614	11.445183217867575	428970
428976	HPC	editorial: special issue on extreme scale parallel architectures and systems	2014	0.040161274651257683	12.198455275827625	429003
429017	EDA	design-time/run-time mapping of security-critical applications in heterogeneous mpsocs	2016	0.5032626300942319	13.982271922967369	429044
429094	HPC	poster: hybrid breadth first search implementation for hybrid-core computers	2012	-0.2777323496099193	12.416665307337507	429121
429209	Metrics	a versatile data cache for trace buffer support	2013	-1.0694679692191291	14.135770177644167	429236
429220	EDA	a neocortex model implementation on reconfigurable logic with streaming memory	2008	-1.1436498316564394	12.453706855753019	429247
429224	Arch	feedback driven instruction-set extension	2004	-1.9235268634434441	11.86360058973571	429251
429302	Arch	hardware compilation for fpga-based configurable computing machines	1999	-1.4175771469019145	12.613341850911976	429329
429311	Arch	an algorithm-hardware-system approach to vliw multimedia processors	1997	-0.953921953268388	12.909668776683562	429338
429325	Arch	performance modeling using the motorola powerpc timing simulator	1995	-1.7032677447502709	12.087141828067018	429352
429377	HPC	optimized memory access support for data layout conversion on heterogeneous multi-core systems	2014	-0.42254330848960775	13.242029046685875	429404
429665	EDA	a methodology to design programmable embedded systems	2001	-2.4531477089485625	12.636334386093564	429692
429898	Arch	cache miss-aware dynamic stack allocation	2007	-0.32550016024197365	14.696186779141168	429925
429907	Arch	riscs versus ciscs for prolog: a case study	1987	-0.568359155486828	12.754276184971786	429934
429997	Robotics	exploiting natural redundancy in visual information	2014	-2.2964541999758072	11.49647697267296	430024
430023	Embedded	power modeling, estimation, and optimization for automated co-design of real-time embedded systems	2004	-2.106063463964532	12.899161762606528	430050
430074	EDA	trends in low power digital system-on-chip designs (invited)	2002	-3.1140527502438125	13.166169595719955	430101
430128	Arch	specification and design of a general purpose image processing chip	1994	-1.749430542126902	11.692097297674927	430155
430269	EDA	dram power management and energy consumption: a critical assessment	2009	-1.1606418591740202	15.016648619848384	430296
430393	Arch	an energy-efficient partitioned instruction cache architecture for embedded processors	2006	-0.3950136761424561	14.791508925741926	430420
430460	HPC	gpu-abft: optimizing algorithm-based fault tolerance for heterogeneous systems with gpus	2016	-2.2988180137568928	13.955982598591223	430487
430503	Arch	a way enabling mechanism based on the branch prediction information for low power instruction cache	2009	-0.6320748484905655	14.566373705866704	430530
430566	HPC	towards optimizing energy costs of algorithms for shared memory architectures	2010	-0.3576584336680079	14.715220019910886	430593
430707	Arch	re-nuca: a practical nuca architecture for reram based last-level caches	2016	-1.048328729405796	15.038399337205005	430734
430735	Embedded	composability and predictability for independent application development, verification, and execution.	2011	-0.28284329150602644	14.021150284370474	430762
430837	EDA	instruction selection for embedded dsps with complex instructions	1996	-0.31299262410632256	12.25309791120375	430864
430961	EDA	sonicmole: a debugging environment for the ultrasonic reconfigurable computer	2003	-2.325344039228872	11.8097702526945	430988
431012	EDA	pico-npa: high-level synthesis of nonprogrammable hardware accelerators	2002	-1.8930159469153645	12.406399678353116	431039
431031	Arch	dynamically specialized datapaths for energy efficient computing	2011	-1.0478503261692502	14.016876061890091	431058
431090	EDA	adjustable contiguity of run-time task allocation in networked many-core systems	2014	0.002387816617397061	14.901047670109445	431117
431239	EDA	an evaluation of a configurable vliw microarchitecture for embedded dsp applications	2004	-1.4420458207001658	13.202649664379445	431266
431246	HPC	performance predictions for general-purpose computation on gpus	2007	0.04258882078629782	11.731887563355965	431273
431328	Embedded	making a case for green high-performance visualization via embedded graphics processors	2018	-0.21113894586874202	12.916961553651195	431355
431332	Arch	architecture exploration for energy-efficient embedded vision applications: from general purpose processor to domain specific accelerator	2016	-1.0524515921184494	12.53393256554165	431359
431458	EDA	a new field programmable system-on-a-chip for mixed signal integration	1997	-2.876531381479713	12.431173551671968	431485
431550	Arch	effects of stacking granularity on 3-d stacked floating-point fused multiply add units	2016	-2.9323320708654843	13.529636739441564	431577
431554	EDA	reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions	2009	-0.014552580318079959	14.103100568552422	431581
431570	HPC	parallel clustering algorithms for image processing on multi-core cpus	2008	0.04469685531193244	11.328834616460524	431597
431648	EDA	two new techniques for compiled multi-delay logic simulation	1992	0.4166976375376573	12.834306091713051	431675
431671	EDA	system design for dsp applications using the masic methodology	2004	-2.6896676032445663	11.550904716758357	431698
431829	EDA	hierarchical memory scheduling for multimedia mpsocs	2010	0.2898557596246821	14.975253052821035	431856
432114	Arch	automatic permutation for arbitrary static access patterns	2012	-0.05273907210056452	13.268902056823725	432141
432210	EDA	efficient memory partitioning for parallel data access via data reuse	2016	-0.6629521753083838	14.113296377575082	432237
432211	Embedded	a java processor architecture for embedded real-time systems	2008	-0.4123127661778132	12.909327954829381	432238
432368	Arch	big chips	2011	-3.1419254323571066	13.599402745277336	432395
432719	HPC	memory interference characterization between cpu cores and integrated gpus in mixed-criticality platforms	2017	0.41237507924114003	13.879785835533252	432746
432761	EDA	an approach to execute conditional branches onto simd multi-context reconfigurable architectures	2005	-0.8778889430495018	13.34182404483926	432788
432922	EDA	an energy scalable computational array for sensor signal processing	2006	-2.9243914533837034	14.284113200191653	432949
432937	Arch	heterogeneous dataflow architectures for fpga-based sparse lu factorization	2014	-0.3832178114626866	11.639667374560116	432964
432986	EDA	h.264 video decoder design: beyond rtl design implementation	2006	-1.8435663612928868	13.161978882679367	433013
433062	EDA	rapid, high-level performance estimation for dse using calibrated weight tables	2015	-1.9725572091939327	13.049781179692962	433089
433101	HPC	virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems	2012	-0.5532947900510269	13.304885275177547	433128
433304	EDA	loop optimization in register-transfer scheduling for dsp-systems	1989	-2.3030772196837623	12.204317578310034	433331
433357	Arch	comparing multiported cache schemes	2003	-0.4175808416984073	14.320005173721915	433384
433380	EDA	architectures and design techniques for energy efficient embedded dsp and multimedia processing	2004	-1.9043540327534	12.917407250196725	433407
433386	HPC	process variation aware thread mapping for chip multiprocessors	2009	-1.0968641034863411	14.796561428668118	433413
433625	Arch	special feature: developing a multiple-instructon-stream single-chip processor	1979	-1.1195174661443197	12.531902595935627	433652
433642	EDA	concurrency preserving rartitioning (cpp) for parallel logic simulation	1996	-1.0840329407729397	11.42334010928806	433669
433771	EDA	software radio reconfigurable hardware system (share)	2000	-2.381118792605513	12.323490857508832	433798
433965	HPC	utilizing radio-frequency interconnect for a many-dimm dram system	2012	-2.8950930786380513	14.809329232674893	433992
434111	EDA	crosstalk-aware link power model for networks-on-chip	2016	-2.6533366463391084	14.709070446666	434138
434133	EDA	key research issues for reconfigurable network-on-chip	2008	-2.8533439646249614	13.437569194553564	434160
434161	Arch	managing power, performance and reliability trade-offs	2007	-0.3330819012170232	14.50642508988234	434188
434213	Arch	abacus: a 1024 processor 8 ns simd array	1995	-1.6049804078786127	11.619173204784017	434240
434264	EDA	a novel implementation of tile-based address mapping	2004	-1.2967262355639428	13.355139608959885	434291
434360	PL	compression for low power consumption in battery-powered handsets	2007	-0.21444164744804906	14.727190618415095	434387
434465	EDA	improving the efficiency of run time reconfigurable devices by configuration locking	2008	-0.1507869238068243	14.34718634115674	434492
434713	HPC	abstract: three steps to model power-performance efficiency for emergent gpu-based parallel systems	2012	0.1885833635706956	12.830820201139215	434740
434987	Robotics	task allocation with algorithm transformation for reducing data-transfer bottlenecks in heterogeneous multi-core processors: a case study of hog descriptor computation	2010	-0.3653893222687366	12.269880555473394	435014
434989	EDA	leveraging parallelism in the presence of control flow on cgras	2014	-0.31090420626954834	13.545375957950473	435016
435166	HPC	reconfigurable out-of-order mechanism generator for unstructured grid computation in computational fluid dynamics	2012	0.2463303731123491	11.769382313024824	435193
435196	EDA	interactive co-design of high throughput embedded multimedia	2000	-2.279289299161464	12.185612385531552	435223
435213	EDA	visualization of simulation results for the percs hub chip performance verification	2011	-3.0421244209263154	11.44385326146122	435240
435492	Arch	a fault-tolerant information processing concept for space vehicles	1971	-0.5284761626782137	13.65555694746139	435519
435506	Arch	spectral analysis for characterizing program power and performance	2004	-0.09691753459022334	14.020317917341261	435533
435602	EDA	a systolic design methodology with application to full-search block-matching architectures	1998	-2.0198984999022884	12.84965535850766	435629
435612	DB	an experimental evaluation of datacenter workloads on low-power embedded micro servers	2016	0.11451902523287898	14.978943952572415	435639
435635	EDA	front-end design flows for systems on chip: an embedded tutorial	2010	-2.4858466696581853	12.092682800852325	435662
435669	Arch	implementation-independent model of an instruction set architecture in vhdl	1993	-1.9805578997490179	11.908949974237055	435696
435980	HPC	transient fault tolerance for ccnuma architecture	2012	0.05922349355696095	14.430147930528747	436007
435990	EDA	verification simulation acceleration using code-perturbation	2000	-3.2694000695822325	11.541347885323956	436017
436062	EDA	mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture	2009	-1.6454404311692563	12.014209333266358	436089
436209	EDA	tofu interconnect 2: system-on-chip integration of high-performance interconnect	2014	-2.028971884770629	14.644366091635785	436236
436249	HPC	abstract: impact of integer instructions in floating point applications	2012	0.5049444868244292	12.808991451711972	436276
436408	HPC	exploring the interplay of resilience and energy consumption for a task-based partial differential equations preconditioner	2017	-2.4635419217690617	14.303575722619975	436435
436458	EDA	predictable execution adaptivity through embedding dynamic reconfigurability into static mpsoc schedules	2007	-0.714395026428756	14.765487764540806	436485
436703	EDA	performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)	2013	-1.8252408211481836	14.467373879155645	436730
436766	EDA	application-level pipelining on hierarchical noc	2010	-0.5759018005442298	13.085919446326859	436793
436783	Arch	synchronous processor arrays integrated in a transputer network	1989	-0.882647643900391	11.939072946735095	436810
436955	EDA	reconfigurable dsp demonstrators for the development of spacecraft payload processors	1996	-2.8810329519958713	11.855849541174528	436982
437005	EDA	benchmarking mesh and hierarchical bus networks in system-on-chip context	2005	-2.260731410553322	14.381439974638145	437032
437203	EDA	empirical model for cooperative resizing of processor structures to exploit power-performance efficiency at runtime	2012	-0.9695313040885508	14.756387748720524	437230
437263	EDA	speeding up crossbar resistive memory by exploiting in-memory data patterns	2017	-0.4056514790619341	15.067048648924096	437290
437442	HPC	a low-complexity issue logic	2000	-0.13336446613760836	14.058131646620646	437469
437493	HPC	accelerating matrix decomposition with replications	2008	0.024855173293209024	12.415391159576087	437520
437588	Arch	spread: a streaming-based partially reconfigurable architecture and programming model	2013	-0.6550756699615213	12.98131497674292	437615
437674	EDA	automatic mapping of nested loops to fpgas	2007	-0.9212449174560928	11.414890084421424	437701
437709	EDA	fast lagrangian relaxation based gate sizing using multi-threading	2015	-0.2772803690090425	14.186928552897514	437736
437720	Arch	a case for chip multiprocessors based on the data-driven multithreading model	2006	-0.11837667830591825	13.518064147800189	437747
437779	HCI	tell your graphics stack that the display is circular	2016	-0.4774383649565805	11.718570243077073	437806
437842	EDA	energy and latency aware application mapping algorithm & optimization for homogeneous 3d network on chip	2014	-2.1934578800769464	14.370478913289304	437869
437865	Arch	transcending static deployment of circuits : dynamic run-time systems and mobile hardware processes for fpgas	2002	-2.1900436450899847	12.347919856307927	437892
437906	HPC	novel high performance machine paradigms and fast- turnaround asic design methods	1992	-2.2966931043335417	11.764816394986514	437933
438042	Arch	implementing micro-heterogeneous computing: abstracting auxiliary processors in a multi-process os	2005	-0.6227097295335593	13.165468209842787	438069
438190	Arch	sampling-based approaches to accelerate network-on-chip simulation	2014	-1.0654970472816772	13.358321060182545	438217
438201	EDA	bambu: a modular framework for the high level synthesis of memory-intensive applications	2013	-2.129015187502944	11.690250515171366	438228
438318	EDA	scalable design framework for jpeg2000 system architecture	2004	-2.5224532667184576	12.431462253033809	438345
438740	SE	a unified code generation approach using mutation scheduling	1994	-0.9747405754919164	13.048391334445435	438767
438832	EDA	power optimization in heterogenous datapaths	2011	-1.7033666554289608	14.29363952138976	438859
438897	EDA	design refinement for the development of an audio dynamic range controller	2010	-2.6346865212060964	11.357017156783115	438924
438902	Arch	evaluation of reconfigurable cache module architecture	2001	-0.9420128900163404	12.911320507872171	438929
438994	Arch	synchroscalar: initial lessons in power-aware design of a tile-based embedded architecture	2003	-1.3338540377424648	13.713386530389615	439021
439054	Embedded	gatos: a windowing operating system for fpgas	2006	-1.9357776318267816	11.7827108830853	439081
439217	Arch	an extended systemc framework for efficient hw/sw co-simulation	2012	-0.9529762897071592	12.74210533364474	439244
439276	Arch	algorithm-based fault tolerance on a hypercube multiprocessor	1990	-3.2282149139978413	13.342334415076726	439303
439314	HPC	power measurements of hartree-fock algorithms using different storage devices	2017	-0.478097879938077	14.788728796043213	439341
439349	EDA	system level energy aware co-synthesis for distributed embedded real time systems	2006	-0.8215697962804204	14.47129742774357	439376
439408	Embedded	lightweight task migration in embedded multi-tiled architectures using task code replication	2014	0.11072417942410537	12.887651023179007	439435
439534	Arch	node performance and energy analysis with the sniper multi-core simulator	2013	0.06358741364542743	13.175986536416865	439561
439555	SE	fast cost efficient designs by building upon the plackett and burman method	2012	-1.2530222370804849	12.879736891943214	439582
439636	Arch	memory bandwidth efficient two-dimensional fast fourier transform algorithm and implementation for large problem sizes	2012	-0.2718391304597673	12.86058432690465	439663
439694	Embedded	cowls: hardware-software co-synthesis of distributed wireless low-power embedded client-server systems	2000	-1.0216655376271044	14.794691750904155	439721
439911	HPC	detecting and correcting data corruption in stencil applications through multivariate interpolation	2015	-2.8128886648024336	14.344203190517886	439938
439928	Embedded	performance analysis for complex embedded applications	2005	-0.2022911323065998	14.195659627010384	439955
440021	Arch	fast dynamic binary rewriting for flexible thread migration on shared-isa heterogeneous mpsocs	2014	0.3341010163318481	13.428119785698936	440048
440095	HPC	high throughput energy efficient parallel fft architecture on fpgas	2013	-1.3743778113944123	13.70421159464119	440122
440362	EDA	behavioral modeling of a cmos video sensor platform using systemc ams/tlm	2011	-3.3356307865644914	11.88332298749908	440389
440514	EDA	data dependency size estimation for use in memory optimization	2003	-2.0431923691634126	12.490921232630134	440541
440666	Arch	ires: an integrated software and hardware interface framework for reconfigurable embedded system	2010	-1.1915306912092758	12.351216239308355	440693
440745	HPC	a library of parameterizable floating-point cores for fpgas and their application to scientific computing	2005	-1.0069764679275122	11.693090544781974	440772
440822	EDA	processor-core based design and test	1997	-3.06167763060852	11.803843286568133	440849
440975	DB	subword parallelism with max-2	1996	-0.93561680167304	12.081098920445786	441002
441342	HPC	automated and accurate cache behavior analysis for codes with irregular access patterns	2007	0.4578406386354957	12.367122798402875	441369
441474	Networks	apunet: revitalizing gpu as packet processing accelerator	2017	-0.449569645169607	11.307925628622089	441501
441716	Embedded	matched filter computation on fpga, cell and gpu	2007	-1.1383984449035067	11.329636218795825	441743
441822	Arch	dynamic selective devectorization for efficient power gating of simd units in a hw/sw co-designed environment	2013	-0.9245638723893584	14.939859716425953	441849
441877	Arch	automatic design of application specific instruction set extensions through dataflow graph exploration	2003	-1.299829664324463	12.456987298874175	441904
441907	EDA	using reconfigurable supercomputers and c-to-hardware synthesis for cnn emulation	2009	-1.6643866642912422	12.013773928617491	441934
442127	EDA	resource-constrained high-level datapath optimization in asip design	2013	-1.4150622447023269	13.52636909708634	442154
442299	EDA	low power single core cpu for a dual core microcontroller	2010	-2.9528294369256014	13.243792331435074	442326
442316	Arch	flexcc2: an optimizing retargetable c compiler for dsp processors	2002	-1.6247918600418392	12.232632213941963	442343
442496	EDA	automatic code generation for multi-microblaze system with syndex	2007	-1.9168185174735195	12.247862086707856	442523
442600	Arch	a high-performance and cost-effective hardware merge sorter without feedback datapath	2018	-2.2127982064724905	13.146764921487696	442627
442612	EDA	livesynth: towards an interactive synthesis flow	2016	-2.6114401816875663	12.760008294476554	442639
442671	Arch	code positioning for vliw architectures	2001	0.4456424860958269	13.41936230347113	442698
442772	HPC	brief announcement: flash-log - a high throughput log	2010	-2.0939468909865733	14.346596873563126	442799
442880	Arch	roundtable: envisioning the future for multiprocessor soc	2007	-0.24235264698148604	12.003448833976217	442907
442881	Arch	impact of thread and frequency scaling on performance and energy in modern multicores: a measurement-based study	2014	-0.5262920889978288	14.503163621692908	442908
442966	Arch	multiprocessing template for media applications	2006	-2.420797300522976	13.184925775161268	442993
442986	Embedded	guaranteeing real-time requirements with resource-based calibration of periodic processes	1995	-1.5934917028690423	14.098119778390705	443013
443017	HPC	design of transport triggered architectures	1994	-1.8326714181098591	12.7962837620841	443044
443039	Arch	data-type specific cache compression in gpgpus	2017	-0.4772815196877051	13.4038342956866	443066
443088	Arch	offset pipelined scheduling: conditional branching for cgras	2015	-0.4319639536727403	13.162187094916119	443115
443245	Embedded	an energy-efficient design-time scheduler for fpgas leveraging dynamic frequency scaling emulation (abstract only)	2017	-1.1789965143968455	14.408256096186445	443272
443453	Arch	exploiting uniform vector instructions for gpgpu performance, energy efficiency, and opportunistic reliability enhancement	2013	-0.5719362469446798	14.237611230914315	443480
443469	EDA	performance-constrained pipelining of software loops onto reconfigurable hardware	2002	-1.2128664951721375	13.045785897342745	443496
443494	EDA	architecture exploration of 3d video recorder using virtual platform models	2007	-2.394390296909205	12.2430076112751	443521
443542	HPC	hybrid approach based on partial tag comparison technique and search methods to improve cache performance	2016	-0.02019044710464669	15.101568172069852	443569
443727	EDA	rapid-prototyping of embedded systems via reprogrammable devices	1998	-2.6472275641542207	11.817398648286856	443754
443729	EDA	architectural rule checking for high-level synthesis	1998	-2.5518595436211604	11.326353542153038	443756
443874	EDA	using high-level knowledge to enhance data channels in fpga streaming systems	2014	-1.4691722347753189	12.464677365542054	443901
444115	EDA	reordering memory bus transactions for reduced power consumption	2000	-1.247048368878543	14.338233922254338	444142
444200	EDA	automated software generation and hardware coprocessor synthesis for data-adaptable reconfigurable systems	2012	-1.9306491274555213	13.005355072763267	444227
444207	Arch	memory access scheduling based on dynamic multilevel priority in shared dram systems	2016	0.4447510254600571	14.74476219732484	444234
444283	EDA	parameterized embedded in-circuit emulator and its retargetable debugging software for microprocessor/microcontroller/dsp processor	2008	-2.500395417821249	11.810713433055911	444310
444477	EDA	exploring parallelizations of applications for mpsoc platforms using mpa	2009	-1.3250126606394397	12.505415164213641	444504
444531	Arch	a balanced pipelining approach to multiprocessing on an instruction stream level	1973	-0.040812726143961635	12.998851404143245	444558
444537	Robotics	improve complex software by using multiple microprocessors	1977	-0.030074429305022632	11.414509248974314	444564
444664	Arch	why computer architecture matters: memory access	2008	0.07763780256005386	11.88463593071757	444691
444681	SE	axie® 2.0 and mvp-c: open ate software standards	2010	-2.9674102100704705	11.87279472922996	444708
444781	Arch	a memory-based architecture for mpeg2 system protocol lsis	1996	-2.1597562579537164	13.72537117513983	444808
444827	EDA	robust tsv-based 3d noc design to counteract electromigration and crosstalk noise	2017	-2.9560209444672965	14.79430278622392	444854
444962	Embedded	a framework for offline optimization of energy consumption in real time multiprocessor system-on-chip	2009	-0.8614886186032038	15.022064185269674	444989
444981	EDA	design and implementation of a multithreaded high resolution mpeg4 decoder on sandblaster dsp	2007	-1.6910598806572417	12.454453297619715	445008
445121	Arch	software pipelining irregular loops on the tms320c6000 vliw dsp architecture	2001	0.15091767761648214	11.965342392595463	445148
445288	HPC	bridging the memory access gap	1975	-0.30348013859166184	12.419118265249837	445315
445431	Visualization	high-performance signal processing on emerging many-core architectures using cuda	2009	-0.204741328995544	11.55005472828472	445458
445438	Embedded	high communication throughput and low scan cycle time with multi/many-core programmable logic controllers	2014	-2.8759019651428432	12.47467880721891	445465
445675	EDA	communication-model based embedded mapping of dataflow actors on heterogeneous mpsoc	2014	-0.4858582106455415	13.000850573892409	445702
445933	Arch	a custom image convolution dsp with a sustained calculation capacity of >1 gmac/s and low i/o bandwidth	1999	-1.7215237570520932	11.959792266164575	445960
446060	EDA	hardware algorithms and logic design automation. an overview and progress report	1982	-3.345216752305721	11.503088004497176	446087
446061	ML	exploration of pattern-matching techniques for lossy compression on cosmology simulation data sets	2017	-0.5006162293614558	11.352074905814266	446088
446380	Arch	performance analysis of embedded media applications in newer arm architectures	2005	-1.618243910281336	12.72892595011327	446407
446662	EDA	graphic rendering application profiling on a shared memory mpsoc architecture	2011	-0.04522520253093242	12.10633734290524	446689
446709	Embedded	fpga design analysis of the clustering algorithm for the cern large hadron collider	2009	-3.0838773258774506	12.466424988041947	446736
446824	Arch	thread-sensitive instruction issue for smt processors	2004	-0.3115675166634121	13.534951541306652	446851
447141	Arch	the dash prototype: logic overhead and performance	1993	0.5056945905430162	13.355915652283196	447168
447360	Arch	bridging high performance and low power in processor design	2014	-2.4521609421352366	13.584833028490564	447387
447379	EDA	reducing the latency and area cost of core swapping through shared helper engines	2005	-1.4067937511019402	14.983879459906394	447406
447420	Arch	design space exploration of on-chip ring interconnection for a cpu-gpu heterogeneous architecture	2013	0.4047919680090949	14.770691384279733	447447
447739	EDA	on the packet-switched implementation of a discrete-time cnn	2004	-2.1885788900418097	13.368978820558429	447766
447863	Arch	compresspoints: an evaluation methodology for compressed memory systems	2018	0.40015046156898	14.351499921508793	447890
447926	Arch	hbm-resident prefetching for heterogeneous memory system	2017	-0.038478963853246194	14.870102457222485	447953
447956	EDA	socwire: a robust and fault tolerant network-on-chip approach for a dynamic reconfigurable system-on-chip in fpgas	2009	-3.1715678702593006	13.14612003564441	447983
447988	EDA	ensuring consistency during front-end design using an object-oriented interfacing tool called netlisp	2006	-2.9467796750558537	11.618095449779984	448015
448013	Arch	a data driven system based on a microprogrammed processor module	1983	-0.8127331657976029	11.811767701227891	448040
448138	Arch	an energy-efficient asymmetric multi-processor for hpc virtualization	2018	0.08434726223945288	14.18572103807668	448165
448148	EDA	efficient design of bit-level accelerator architectures for the dedr-rasf remote sensing algorithm using super-systolic arrays	2012	-1.0418212662607802	11.767918116185779	448175
448153	Arch	are operating systems at risc	1991	-0.8135299633928142	11.969789963431914	448180
448441	EDA	r3tos-based integrated modular space avionics for on-board real-time data processing	2018	-3.105169480635735	13.261180755732234	448468
448461	PL	performance analysis for identification of (sub-)task-level parallelism in java	2003	0.13733086236985848	12.327928431732131	448488
448470	EDA	logic synthesis and place-and-route environment for orgas	2006	-3.3328647416669233	12.047039837088704	448497
448531	HPC	connection autonomy in simd computers: a vlsi implementation	1989	-0.2872652997508445	11.8432399052089	448558
448569	EDA	placement of intermodule connections on partially reconfigurable devices	2005	-2.4909527968657765	13.287072056053493	448596
448614	HPC	memory mapping and task scheduling techniques for computation models of image processing on many-core platforms	2011	0.17360806174030194	14.266333713175614	448641
448621	OS	reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching	2008	-0.17339683897513558	14.604761497108006	448648
448730	EDA	implementing microprocessors from simplified descriptions	2013	-1.811910134982046	11.8991796611357	448757
448804	Embedded	f-timer: dedicated fpga to real-time systems design support	1997	-1.9589079152031093	12.667707833331704	448831
448837	HPC	qr factorization of tall and skinny matrices in a grid computing environment	2010	0.26983998752185584	11.30186629108974	448864
449092	EDA	a novel application-specific instruction-set processor design approach for video processing acceleration	2007	-1.573915601537185	12.814769509953662	449119
449157	Arch	avoiding conventional overheads in parallel logic simulation: a new architecture	1999	-0.9537704648349804	12.87497519759428	449184
449635	Arch	cache designs for energy efficiency	1995	-0.4888283749130665	14.711372513178658	449662
449785	EDA	graph-grammar-based ip-integration (grip) - an eda tool for software-defined socs	2018	-2.0564334218928546	12.083230033475184	449812
449856	Arch	cell broadband engine architecture and its first implementation - a performance view	2007	-0.2458413315311765	12.006861590830162	449883
449970	Embedded	guest editorial special section on power-aware design for embedded systems	2013	-2.9485039956860075	14.345148677962476	449997
450018	HPC	the need for an r&d and upgrade program for cms software and computing	2013	-0.03093419260827468	12.235648787185788	450045
450089	Arch	an advanced compiler designed for a vliw dsp for sensors-based systems	2012	-0.7888233359982924	12.681609068079519	450116
450091	Embedded	a modular fast simulation framework for stream-oriented mpsoc	2009	-0.8036670540439449	13.325350183757577	450118
450217	EDA	code size reduction technique and implementation for software-pipelined dsp applications	2003	-1.210905787862084	13.011720182334347	450244
450316	EDA	virtual hardware byte code as a design platform for reconfigurable embedded systems	2003	-0.4540276441523685	12.391118432775354	450343
450477	EDA	a codesign case study with the mcse methodology	1996	-2.5376128519484267	11.518774447202007	450504
450653	EDA	a synthesizable datapath-oriented embedded fpga fabric	2007	-2.874663172079245	13.172306914106901	450680
450885	Embedded	systematic characterization of programmable packet processing pipelines	2006	-1.948718980743024	12.952618836562278	450912
450912	EDA	a framework for estimating and minimizing energy dissipation of embedded hw/sw systems	1998	-2.092251437745232	14.30860995497883	450939
451113	EDA	low-power processors require effective memory partitioning	2013	-0.8627307954563357	14.887180050456926	451140
451202	PL	an extended scheduling technique for software pipelining	1993	-0.1715946977043508	12.398727525499757	451229
451447	Arch	towards statistical guarantees in controlling quality tradeoffs for approximate acceleration	2016	-1.0871851336989065	13.169042997542519	451474
451564	EDA	boar: an advanced hw/sw coemulation environment for dsp system development	1997	-2.3170549525453583	12.10735472688568	451591
451573	EDA	an efficient host/co-processor solution for mpeg-4 audio composition	1999	-1.1734402218980449	11.869808076018815	451600
451659	Arch	mechanisms for bounding vulnerabilities of processor structures	2007	-0.20848609195723225	15.108653998187327	451686
451670	Metrics	memory access characteristics of h.264 video encoder on embedded processor	2009	-1.0182572589857302	13.991941608763394	451697
451752	Arch	the effects of processor architecture on instruction memory traffic	1990	0.4004067621037881	14.223583677214311	451779
451845	EDA	using vliw softcore processors for image processing applications	2015	-1.4365260825159367	12.388586314989656	451872
452229	Arch	soc memory hierarchy derivation from dataflow graphs	2007	-1.2818916402985123	12.86388156123608	452256
452320	HPC	server-class devices for space time adaptive processing	2018	-1.1647326144294416	11.710342306144499	452347
452419	EDA	a host-accelerator communication architecture design for efficient binary acceleration	2011	-0.2655282635191198	13.79572679545002	452446
452620	Arch	look-ahead architecture adaptation to reduce processor power consumption	2005	-0.5116039674817043	13.976478317403505	452647
452715	Arch	ultra fine-grain template-driven synthesis	1994	-1.6043918870836182	13.065062182006836	452742
452975	EDA	model-based hardware design for fpgas using folding transformations based on subcircuits	2015	-3.3358058826723256	11.531246386780564	453002
452997	Arch	performance of the 3d combustion simulation code recom®-aiolos on ibm® power8® architecture	2016	0.4551223876068313	11.635198924548881	453024
453024	EDA	integrating communication protocol selection with hardware/software codesign	1999	-2.1144893437456256	13.438274600074596	453051
453134	Arch	efficient control generation for mapping nested loop programs onto processor arrays	2007	-0.9013697962615584	12.023351037104671	453161
453232	SE	high-level algorithmic complexity evaluation for system design	2003	-2.171203743189854	11.99767091403943	453259
453563	HPC	openrcl: low-power high-performance computing with reconfigurable devices	2010	-0.3529951015893027	12.652592703398602	453590
453920	EDA	uvm-systemc-ams based framework for the correct by construction design of mems in their real heterogeneous application context	2014	-3.0022636757186167	11.899953782847932	453947
454011	EDA	improved parameterized efficient fpga implementations of parallel 1-d filtering algorithms using xilinx system generator	2010	-2.3564897657108386	13.113486778093824	454038
454325	EDA	performance-occupation trade-off examination in custom processor design	2014	-2.7304927682798303	12.941413022743275	454352
454528	Embedded	design tradeoffs of ssds: from energy consumption's perspective	2015	-0.21159820079540612	14.967698848811455	454555
454571	Arch	ieee p1014 - a standard for the high-performance vme bus	1985	-2.6021902284207403	12.362247420034125	454598
454572	EDA	modular partitioning for incremental compilation	2006	-2.2866758987327693	12.411350705650554	454599
454656	EDA	design, implementation and analysis of a run-time configurable memory management unit on fpga	2015	-1.257478605645127	13.95739570183762	454683
454665	Arch	high-performance and low-power memory-interface architecture for video processing applications	2001	-1.165092779694795	14.071026433518062	454692
454774	EDA	design at the system level with vlsi cmos	1995	-2.4862241405111023	12.587782964782988	454801
454927	Embedded	cosimulation of real-time control systems	1995	-1.9868257258115103	11.999179874606812	454954
455079	EDA	proceedings of the 10th workshop on memory performance: dealing with applications, systems and architecture	2003	-0.10513638210408524	12.289192208791798	455106
455229	EDA	case study of finite resource optimization in fpga using genetic algorithm	2009	-2.14124935210912	13.493158462839933	455256
455417	Arch	diet soda: a power-efficient processor for digital cameras	2010	-1.6264997428929204	14.354364433827515	455444
455684	Arch	an efficient implementation of fair load balancing over multi-cpu soc architectures	2003	-1.8313968873747128	14.848105058108723	455711
455846	PL	mutation scheduling: a unified approach to compiling for fine-grain parallelism	1994	0.4537083126904425	12.513103563027933	455873
455883	Embedded	a software reproduction of virtual memory for deeply embedded systems	2006	0.2557045162713899	13.961311949031145	455910
456087	EDA	a robust multithreaded hdl/esl simulator for deep submicron integrated circuit designs	2012	-3.066446229545508	11.741401400091801	456114
456247	HPC	an efficient musical accompaniment parallel system for mobile devices	2016	-1.3259844078995948	11.944824890085297	456274
456316	EDA	on tool integration in high-performance fpga design flows	1999	-2.273556365610458	11.946679034230735	456343
456616	Arch	raw 2014 keynotes	2014	-0.7058053841252581	11.873665650961044	456643
456648	Arch	distributed on-chip operating system for network on chip	2010	-1.221450787383099	13.853864607880332	456675
456763	EDA	system simulation with gem5 and systemc: the keystone for full interoperability	2017	-1.3409840789847387	12.595366927649719	456790
456792	EDA	reliability-aware mapping optimization of multi-core systems with mixed-criticality	2014	-2.9341665033936937	13.873493096655205	456819
456834	HPC	therma: thermal-aware run-time thread migration for nanophotonic interconnects	2016	-1.8689194877418012	14.972174874058394	456861
457026	Security	hypart: a hybrid technique for practical memory bandwidth partitioning on commodity servers	2018	0.4030680318441019	14.492910945606429	457053
457100	Arch	an experimental study of several cooperative register allocation and instruction scheduling strategies	1995	0.4103807332849268	13.6477922822502	457127
457175	HPC	automatic generation of parallel problem solvers	2018	-0.16771678436385865	12.096956466139348	457202
457252	AI	stochastic computer network under accuracy rate constraint from qos viewpoint	2013	-3.35394486916974	15.032554284038975	457279
457301	EDA	zamlog: a parallel algorithm for fault simulation based on zambezi	1996	-1.2484673499617096	11.487571737383282	457328
457384	HPC	ipuloc — exploring dynamic program locality with the instruction processing unit for filling memory gap	2002	0.3876250404545774	14.223346535811956	457411
457621	Arch	rapidpath: accelerating constrained shortest path finding in graphs on fpga (abstract only)	2015	-0.17230680046757987	12.202186782892857	457648
457739	EDA	high-level synthesis with legup: a crash course for users and researchers	2013	-1.796676775300962	11.751416314080995	457766
457746	EDA	a timing driven cycle-accurate simulation for coarse-grained reconfigurable architectures	2015	-0.9368310366761232	12.989706759298398	457773
457758	PL	advanced conservative and optimistic register coalescing	2008	0.27074227220541697	12.193258107771149	457785
457834	HPC	getting ready for approximate computing: trading parallelism for accuracy for dss workloads	2014	0.007449631811416465	13.956690124917127	457861
457953	EDA	temperature sensor placement in thermal management systems for mpsocs	2010	-3.1170491889209484	13.753996191225829	457980
458022	Arch	dynamically adaptive register file architecture for energy reduction in embedded processors	2015	-0.9137338770720352	14.835321461866211	458049
458120	EDA	a single chip low power asynchronous implementation of an fft algorithm for space applications	1998	-2.8545988604589265	11.52069561436928	458147
458145	EDA	optimization of interconnects between accelerators and shared memories in dark silicon	2013	-0.6462809159054924	14.289180000278487	458172
458257	EDA	concurrent interconnect for parallel systems	1993	-0.2458019649989695	12.322517141543903	458284
458296	EDA	optimal power/performance pipelining for error resilient processors	2010	-0.3140588615984874	14.318415617344167	458323
458409	EDA	superlog, a unified design language for system-on-chip	2000	-2.4523973843793576	11.625964893899946	458436
458433	EDA	co-emulation of scan-chain based designs utilizing sce-mi infrastructure	2014	-2.4945317536515716	11.920976392059446	458460
458771	HPC	tuyere: enabling scalable memory workloads for system exploration	2018	-0.022646547907690082	13.171144294437273	458798
458805	HPC	viable opto-electronic hpc interconnect fabrics	2005	-3.2067207488897185	14.516022644462756	458832
459044	EDA	shared cache aware task mapping for wcrt minimization	2013	0.3888640730778067	14.994230730008564	459071
459072	EDA	priority arbiters	2000	-0.05845617343014323	14.0639201457774	459099
459185	EDA	the design space layer: supporting early design space exploration for core-based designs	1999	-1.9002879535822093	12.734357693439135	459212
459197	EDA	dvb-dsng modem high level synthesis in an optimized latency insensitive system context	2005	-2.7984213527992656	13.07691521732437	459224
459211	EDA	on the analysis and optimization of selftimed processor arrays	1991	-3.0244745763399368	11.447280882536774	459238
459330	EDA	axledb: a novel programmable query processing platform on fpga	2017	0.3930000366252741	12.562696660217535	459357
459648	Crypto	wescon 77	1977	-2.9649830273337345	11.622164806291424	459675
459822	HPC	software tools i - amd versus intel: the compiler as referee	2006	-0.22233469318558532	12.233972276186844	459849
459843	Arch	reducing power by optimizing the necessary precision/range of floating-point arithmetic	2000	-1.1886649586263467	14.188157242334425	459870
459910	HPC	tools for power-energy modelling and analysis of parallel scientific applications	2012	-0.29043094049939483	13.811566609105089	459937
459919	EDA	phoenixsim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks	2010	-3.270156093499001	14.130571782789614	459946
459963	Arch	optimizing overall loop schedules using prefetching and partitioning	2000	-0.1317640816776758	13.436699990980918	459990
460005	Arch	using the 54/74ls610-13 memory mapping units	1988	-2.577919096324041	12.715972196619367	460032
460313	Arch	are multiport memories physically feasible?	1994	-0.4709046141090586	12.323959227534347	460340
460421	HPC	cyfield-risp: an opencl-generated processor for reconfigurable hardware	2014	-1.1519407974751186	11.987708917774288	460448
460430	Mobile	building fast and accurate sw simulation models based on hardware abstraction layer and simulation environment abstraction layer	2003	-0.9375714346903964	12.597849123859232	460457
460446	Arch	evaluation of design alternatives for the 2-d-discrete wavelet transform	2001	-1.8207677310563253	13.03851060478236	460473
460513	EDA	use of the slave emulator	1981	-3.171118091859371	11.555910459277372	460540
460553	EDA	design space exploration acceleration through operation clustering	2010	-2.052978125698863	13.10938330183487	460580
460637	Embedded	scratchpad memory management techniques for code in embedded systems without an mmu	2010	-0.6824113857078966	14.275269325288539	460664
460652	EDA	vlsi design and system level verification for the mini-disc	1996	-2.634277457411025	11.764614217941597	460679
460710	Arch	the energy efficiency of modern multicore systems	2018	-0.4704074153423046	14.720176590854235	460737
460743	EDA	a parameterizable noc router for fpgas	2014	-2.317093615047744	15.064112021727645	460770
460774	EDA	towards consistency checking between hdl and upf descriptions	2017	-2.879424361950853	11.359726007218061	460801
460810	EDA	parlgran: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures	2006	-0.992702598050088	13.653550693255553	460837
460890	PL	design and exploitation of a high-performance simd floating-point unit for blue gene/l	2005	-0.1762193074190477	12.026461432239214	460917
460986	EDA	multi-level power management policy for multi-core chips	2009	-0.2851000146610272	12.605151863797936	461013
461063	EDA	communication architecture simulation on the virtual synchronization framework	2007	-1.7490001291570805	13.03876861926211	461090
461069	EDA	iterative routing algorithm of inter-fpga signals for multi-fpga prototyping platform	2013	-2.6024715730517087	14.141008621481312	461096
461086	EDA	custom processor core construction from c code	2008	-1.6246840688544135	12.906816170257635	461113
461331	PL	emulation of an unconventional model of computation in java	2002	-2.1504833053160564	11.330799286662677	461358
461333	Arch	small scale multiprocessor soft ip (ssm ip): single fpga chip area and performance evaluation	2009	-2.389057754984108	14.327534037570732	461360
461510	Arch	a performance model for gpus with caches	2015	-0.008307211894157946	12.94572482837279	461537
461524	Arch	a 3.6 ghz 16-core sparc soc processor in 28 nm	2014	-3.0580298977207456	13.936781356823127	461551
461643	EDA	virtual prototyping for modular and flexible hardware-software systems	1997	-2.249915030277929	11.873217067844195	461670
461656	EDA	fpga based agile algorithm-on-demand coprocessor	2005	-1.9859478247367528	12.516566807978844	461683
461934	EDA	efficient high-speed current-mode links for network-on-chip performance optimization	2012	-2.9023940811560287	14.954670364369983	461961
462151	HPC	energy-efficient acceleration of big data analytics applications using fpgas	2015	-0.23394618817213145	13.141523062700784	462178
462222	HPC	hardware technology and architecture of the nec sx-3/sx-x supercomputer system	1989	0.40438296429767495	11.369292453389866	462249
462269	EDA	making domain-specific hardware synthesis tools cost-efficient	2013	-1.6970000505756897	12.193420261206574	462296
462304	EDA	reducing conflict misses by application-specific reconfigurable indexing	2006	-0.9369839800012604	13.962060868205636	462331
462480	EDA	assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints	2009	-2.832085409313044	14.64151505611856	462507
462491	Arch	generation of synthetic floating-point benchmark circuits	2009	-0.526969676437812	12.010863502061751	462518
462527	EDA	array recovery and high-level transformations for dsp applications	2003	-1.0883719923558244	12.783195116986267	462554
462579	Mobile	green smartphone gpus: optimizing energy consumption using gpufreq scaling governors	2015	-0.3236885225728564	14.918403221591262	462606
463310	Arch	online prediction of applications cache utility	2007	0.3002632861043804	14.397487766873656	463337
463424	EDA	an fpga design and implementation framework combined with commercial vlsi cads	2013	-2.9215109908130037	12.102272446423571	463451
463451	Arch	a simulation study of the vertical-migration microprocessor architecture	1987	-1.1386804018170038	12.335135747731185	463478
463454	Theory	race: a software-based fault tolerance scheme for systematically transforming ordinary algorithms to robust algorithms	2001	-2.013479017584797	14.36580942364263	463481
463820	Arch	run-time laser power management in photonic nocs with on-chip semiconductor optical amplifiers	2016	-3.356919598273316	14.496473693308936	463847
464272	EDA	integrated resource assignment and scheduling of task graphs using finite domain constraints	1999	-1.905570694950897	12.164547782960335	464299
464307	Arch	sirc: an extensible reconfigurable computing communication api	2010	-0.4453225614177173	12.472765715436198	464334
464332	AI	retargetable code generation : key issues for successful introduction	1994	-2.69013818130399	12.112216049045019	464359
464515	EDA	energy characterization of hardware-based data prefetching	2004	-1.2002508745027591	14.95927427765028	464542
464539	Arch	a machine learning approach to modeling power and performance of chip multiprocessors	2011	-0.3070686558882845	13.472267132888405	464566
464552	Arch	protocol wrappers for layered network packet processing in reconfigurable hardware	2002	-1.7016371249244566	12.634106645822715	464579
464618	HPC	sculptor: flexible approximation with selective dynamic loop perforation	2018	0.3729139303526021	13.374056203935506	464645
464692	Arch	revisiting accelerator-rich cmps: challenges and solutions	2015	-0.5169054791054594	14.471192242775604	464719
464781	Arch	the nvax and nvax+ high-performance vax microprocessor	1992	-0.7118149405302809	12.344657408374676	464808
464881	Logic	from error to error: logic debugging in the many-core era	2007	-3.2313741642697216	11.716671180768387	464908
464934	HPC	mediamem: a dynamically adjustable memory subsystem for high-bandwidth required multimedia soc systems	2008	-1.7684394721899843	14.675411599540519	464961
464969	Arch	application of real time operating system in the internet of things	2016	-1.882928760513018	11.794815944232852	464996
465098	Robotics	towards the implementation of path concepts for a reconfigurable bit-serial synchronous architecture	2006	-3.0267394217934767	12.802447570509413	465125
465143	EDA	high level energy modeling of controller logic in data caches	2014	-1.3082524458334923	14.013980046618213	465170
465257	Logic	towards an automatic synthesis system for real-time software	1991	-1.843804014131296	11.940669652314945	465284
465335	EDA	7t sram enabling low-energy simultaneous block copy	2010	-0.2391007209084094	14.9616303146193	465362
465458	HPC	poster: an optimization of dataflow architectures for scientific applications	2016	0.2492900112292395	13.030939918544355	465485
465538	Robotics	time-domain analysis of arm7tdmi core instructions	2011	-2.1594802077091853	11.864274876980165	465565
465556	EDA	fpga resource and timing estimation from matlab execution traces	2002	-1.3042256736623488	12.531271372415855	465583
465747	Arch	evaluation of a multicore reconfigurable architecture with variable core sizes	2009	-0.6284274285821755	13.354356834999786	465774
465913	EDA	profile-guided floating- to fixed-point conversion for hybrid fpga-processor applications	2013	-1.2612841390626504	12.224705616435815	465940
466157	Metrics	dependability analysis of a fault-tolerant network reconfiguring strategy	2009	-2.6085116540269704	14.86638282864651	466184
466490	EDA	a power-efficient methodology for mapping applications on multi-processor, system-on-chip architectures	2006	-1.7411021109193403	12.751423987152195	466517
466693	Arch	advanced mapping techniques for digital signal processors	2016	-1.2436313563452843	11.742543627537572	466720
466716	Arch	amdahl's law for lifetime reliability scaling in heterogeneous multicore processors	2016	-1.0924222103894272	14.980988970939624	466743
466840	EDA	model-based programming environment of embedded software for mpsoc	2007	-2.1051052952193787	11.676127810754164	466867
466948	EDA	from mono-fpga to multi-fpga emulation platform for noc performance evaluations	2011	-2.250834039797216	13.700797664804153	466975
466973	EDA	optimizing memory hierarchy allocation with loop transformations for high-level synthesis	2012	-0.7997418634984913	14.163862834880266	467000
466994	SE	novel technique for testing fpgas	1998	-2.7438938215783995	11.533363914026824	467021
467067	Robotics	an automatic method for instruction-set extension generation using the center of gravity concept	2008	-1.9071172582459488	11.62312029157962	467094
467199	HPC	loop optimization in presence of stt-mram caches: a study of performance-energy tradeoffs	2016	-1.5363399157357132	14.292475715517025	467226
467282	OS	a clustered multiprocessor system	1988	0.2252190075561675	11.605443500596245	467309
467387	EDA	automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip	2002	-3.3223868229881743	12.37304156799635	467414
467430	Arch	applying parallel design techniques to template matching with gpus	2010	0.1136562156976518	11.901766597579105	467457
467493	EDA	deriving an ncd file from an fpga bitstream: methodology, architecture and evaluation	2013	-2.9031740938356148	11.966136015079144	467520
467608	Arch	an instruction throughput model of superscalar processors	2003	-1.7952628206955523	13.004319363873055	467635
467663	EDA	sunfloor 3d: a tool for networks on chip topology synthesis for 3-d systems on chips	2009	-2.7122637167673767	14.396809669495525	467690
468012	EDA	compiling specc for simulation	2001	-2.3676390679223736	11.911399227569918	468039
468063	Arch	the unified accumulator architecture: a configurable, portable, and extensible floating-point accumulator	2016	-1.4922726771188075	12.490132605900481	468090
468082	EDA	hardware module reuse and runtime assembly for dynamic management of reconfigurable resources	2011	-1.286127830623902	13.5458085009524	468109
468112	Logic	verifying large-scale multiprocessors using an abstract verification environment	1999	0.2333481023860249	11.327547220257596	468139
468342	EDA	the parallel enumeration sorting scheme for vlsi	1982	-2.405007853693592	11.693692644327015	468369
468454	Logic	memexplorer: from c code to memory allocation	2012	-1.7445561018443807	12.266278644628064	468481
468616	SE	panel session - architectures and integration for programmable soc's	2009	-2.5384673354611724	11.948401017695351	468643
468791	Arch	a scalable network-on-chip microprocessor with 2.5d integrated memory and accelerator	2017	-3.262197313654839	14.096697092185032	468818
468804	Arch	fpga-based prototyping of a 2d mesh / torus on-chip interconnect (abstract only)	2010	-1.9601848312396184	14.042916906259336	468831
468866	Embedded	an embedded system with uclinux based on fpga	2008	-2.4634927249235723	12.472975952972511	468893
468883	Arch	a heterogeneous cache distribution with reconfigurable interconnect	2012	0.3150842627824101	14.465231168086085	468910
468984	Arch	design and implementation of a resource-efficient communication architecture for multiprocessors on fpgas	2008	-1.9708032636870303	14.629598279603472	469011
469009	EDA	towards controlling chip temperature by dynamic cache reconfiguration in multiprocessors	2017	-1.1456559926861387	15.014972341560387	469036
469261	Embedded	the tron project	1987	-1.9445698596781933	11.718599554308293	469288
469335	EDA	moving up to the modeling level for the transformation of data structures in embedded multimedia applications	2005	-1.8690747820903812	12.184388595089448	469362
469364	Embedded	power-aware dynamic mapping heuristics for noc-based mpsocs using a unified model-based approach	2013	-1.2839225184114629	14.667099001186793	469391
469392	EDA	a systemc platform for network-on-chip performance/power evaluation and comparison	2009	-2.4231118441211006	14.229284539298904	469419
469450	EDA	ouessant: flexible integration of dedicated coprocessors in systems on chip	2016	-1.1424841282269038	12.726114705237196	469477
469505	Embedded	an improved genetic algorithm for task allocation in distributed embedded systems	2007	-1.248059490169842	13.661782860889302	469532
469526	EDA	data flow cad tool for firniware development and power consumption estimation in multi-core hearing aids	2016	-2.6228438642745266	12.008059778260911	469553
469544	EDA	integrated block-processing and design-space exploration in temporal partitioning for rtr architectures	1999	-1.8707486330174263	13.113794839370964	469571
469656	EDA	multicore systems on-chip: practical software/hardware design	2010	-1.177502411971011	13.314454458727633	469683
469681	Embedded	plasmon-based virus detection on heterogeneous embedded systems	2015	-1.555144370880276	14.512649992618167	469708
469828	Arch	energy efficient transconductor for widely programmable analog circuits and systems	2015	-3.1047251889380867	14.715597304746776	469855
469879	DB	architecture for real time continuous sorting on large width data volume for fpga based applications	2011	-1.4709049524756537	11.73744285089252	469906
469900	EDA	application specific instruction set dsp processors	2013	-1.785740879319933	12.275116512248745	469927
469954	HPC	the dimm tree architecture: a high bandwidth and scalable memory system	2011	-2.911372877736312	14.821075783065774	469981
470063	Arch	the design of some language constructs for horizontal microprogramming	1977	-1.922953741175704	11.351530051524696	470090
470132	EDA	system level design of complex hardware applications using impulsec	2010	-2.6531457815150152	12.046774799928627	470159
470143	EDA	content-aware line-based power modeling methodology for image signal processor	2017	-2.1611925839364914	13.210636768776574	470170
470779	DB	letter from the special issue editor	2010	-2.9425355250045895	13.428491528795414	470806
470787	Arch	an overview of risc architecture	1992	-0.6188602517105172	12.161165093165426	470814
470966	EDA	an efficient data partitioning method for limited memory embedded systems	1998	-0.4390134887432849	13.820183430847141	470993
471023	Arch	sources of error in full-system simulation	2014	-0.12153740567297043	13.336693047815563	471050
471779	HPC	parallel processing and applied mathematics	2015	-3.3443242240576474	14.11171446774678	471806
471803	HPC	profiling energy consumption in distributed simulations	2016	-0.4450031386454096	14.363934919839805	471830
471873	Arch	dealing with uncertainty in mobile publish/subscribe middleware	2003	-0.8255618380221288	12.535341936499693	471900
471876	Arch	dynamic prediction of critical path instructions	2001	0.2946317019155321	13.933278672414565	471903
472045	HPC	performance analysis and workload characterization of the 3dmark05 benchmark on modern parallel computer platforms	2007	0.1065902339861006	11.743865579592144	472072
472081	EDA	hardware/software fpga-based network emulator for high-speed on-board communications	2008	-2.8107330022763333	13.153157688746841	472108
472090	EDA	highly flexible multi-mode system synthesis	2005	-2.385717120340737	13.21751161980665	472117
472163	HPC	fully adaptive multicore architectures through statically-directed dynamic execution reconfigurations	2010	-0.6310914890092632	14.819332379355648	472190
472215	EDA	building block multi-chip systems using inductive coupling through chip interface	2017	-3.2470977611212977	13.177785264403964	472242
472406	Embedded	an interface test model for hardware-dependent software and embedded os api of the embedded system	2007	-1.6138924882438919	11.880537698701966	472433
472546	Arch	a software framework for trace analysis targeting multicore platforms design	2011	-0.4062990496541657	12.857661069655087	472573
472662	EDA	computing in memory architectures for digital image processing	1999	-3.0906381069007685	11.400519822315983	472689
472754	Arch	an integrated approach to retargetable code generation	1994	-1.7094563986807352	12.495788535410357	472781
472764	Embedded	software defined radio - design and implementation of complete platform	2011	-2.873509329513338	11.696842229698348	472791
472907	EDA	an efficient technique for exploring register file size in asip synthesis	2002	-1.221431117043416	13.280716374282653	472934
472928	EDA	reconfigurable design with clock gating	2008	-2.836905937000234	11.76568937958488	472955
472957	HPC	on the trade-offs between energy to solution and runtime for real-world cfd test-cases	2016	-0.2295621848645177	14.068519160755356	472984
472993	EDA	co-design of many-accelerator heterogeneous systems exploiting virtual platforms	2014	-1.8940713260707331	13.043450339245473	473020
473058	EDA	survey of self-adaptive nocs with energy-efficiency and dependability	2012	-3.2964781681365243	13.61262479371723	473085
473092	HPC	ultra-low latency communication channels for fpga-based hpc cluster	2018	-0.954108411534523	13.482448355802804	473119
473316	EDA	accelerating cryptographic applications using dynamically reconfigurable functional units	2009	-1.7881103641547655	13.082195255643224	473343
473349	HPC	efficient implementation of the row-column 8×8 idct on vliw architectures	1998	-1.537042365739467	11.531817747250853	473376
473568	Arch	minimization of data address computation overhead in dsp programs	1999	-1.8160393714759056	12.275031262117402	473595
473637	EDA	hw/sw auto-coupling for fast ip integration in soc designs	2008	-2.177009616296532	12.003120716448901	473664
473686	EDA	evolvable multi-processor: a novel mpsoc architecture with evolvable task decomposition and scheduling	2010	-1.3497433515188686	13.193364372725586	473713
473687	HPC	models and methods for development of dsp applications on manycore processors	2009	-1.1257505211951215	12.856499449660495	473714
474014	Embedded	fast energy evaluation of embedded applications for many-core systems	2014	-1.1991341345481126	14.289134451062722	474041
474098	EDA	memory operation inclusive instruction-set extensions and data path generation	2007	-0.6799446001141308	13.490690509780569	474125
474155	Embedded	c++ based system synthesis of real-time video processing systems targeting fpga implementation	2007	-1.7224122811032665	12.494242595447936	474182
474228	Robotics	implementing high-speed double-data rate (ddr) sdram controllers on fpga	2004	-2.76686260358068	12.73556318581887	474255
474450	Arch	a parallel dynamic binary translator for efficient multi-core simulation	2012	0.020869266721941903	12.82581148658432	474477
474702	EDA	exploring performance tradeoffs for clustered vliw asips	2000	-2.4356704560156848	13.37446264768263	474729
474732	EDA	a smooth refinement flow for co-designing hw and sw threads	2007	-1.549051875282921	11.761421568220381	474759
474789	EDA	development flow for fpga-based scalable reconfigurable systems	2013	-2.0320324567338157	12.583678220489393	474816
474866	EDA	energy efficient joint scheduling and multi-core interconnect design	2010	-1.360916234361083	14.852987164349368	474893
474983	EDA	programmable memory blocks supporting content-addressable memory	2000	-2.7872823119004573	12.464109896641213	475010
475239	Arch	design of processor in memory with risc-modified memory-centric architecture	2017	-0.18394034132842366	11.846188524564486	475266
475287	Arch	energy-efficient trace reuse cache for embedded processors	2011	-0.7281924904233963	14.713407199919635	475314
475295	EDA	discrete particle swarm optimization for multi-objective design space exploration	2008	-2.2554853708804963	13.262676080240643	475322
475452	EDA	device driver and dma controller synthesis from hw /sw communication protocol specifications	2001	-1.9580959992751696	11.621622627884527	475479
475583	Arch	a 32-bit superscalar microprocessor with 64-bit processing and high bandwidth dram interface	1994	-2.318232158737292	12.798723890413909	475610
475610	Robotics	dspace hardware architecture for on-board real-time image/video processing in european space missions	2013	-2.802726342477933	12.383297076888454	475637
475697	Arch	latency hiding through multithreading on a network processor	2007	0.501164008882466	13.2816595163501	475724
475779	Embedded	run-time services for hybrid cpu/fpga systems on chip	2006	-0.5227619210432864	13.286984868170393	475806
475933	EDA	f1: integrated voltage regulators for soc and emerging iot systems	2017	-3.1241943687906875	14.224009027600875	475960
476204	EDA	an approach to instruction set compiled simulator development based on a target processor c compiler back-end design	2009	-2.094199419566252	11.973306430149893	476231
476381	Arch	vecra: a vector-aware register allocator for gpu shader processors	2016	-0.4923196994405089	14.291526123688323	476408
476501	Arch	collection of high-level microprocessor bugs from formal verification of pipelined and superscalar designs	2003	-2.8457147049352964	11.38681138896183	476528
476571	EDA	design space exploration and implementation of rvc-cal applications using the turnus framework	2013	-1.9865482389409208	12.530400390580654	476598
476632	Arch	code compression for embedded systems	1998	-0.7646002256408005	13.710059762813618	476659
476905	Crypto	cryptanalysis of rsa with constrained low public exponent	2009	-3.134902206614336	13.481309003123135	476932
477319	EDA	a quick tour of high-level synthesis solutions for fpgas	2016	-3.050342106779609	12.461356334493294	477346
477329	Arch	a computation saving partial-sum-global-update scheme for perceptron branch predictor	2009	0.1717121606239526	14.251898270982936	477356
477365	DB	reliability analysis and fault tolerance for hypercube multi-computer networks	2014	-1.9370125069603228	14.777463238895075	477392
477559	EDA	automatic tuning of two-level caches to embedded applications	2004	-1.3510697337122928	13.857343097536788	477586
477608	Arch	multiprocessor organization - a survey	1977	0.4680064739948709	12.140075504500597	477635
477774	EDA	gpgpu: hardware/software co-design for the masses	2011	0.06433726651954108	12.150840156590883	477801
477801	EDA	extending ip-xact to support an mde based approach for soc design	2009	-2.536744403804009	11.544939758769212	477828
477821	HPC	an optimization of fmm under cpu+gpu heterogeneous architecture	2012	0.3778302873014662	11.680773570302145	477848
477875	EDA	a low power hardware/software partitioning approach for core-based embedded systems	1999	-1.8965731952054528	13.70237642338675	477902
477961	Embedded	a self-reconfiguring platform	2003	-1.893254252804327	12.518340416872125	477988
477989	EDA	interactive cosimulation with partial evaluation	2004	-1.859895575387413	12.143712049777115	478016
478227	EDA	efficient automated synthesis, programing, and implementation of multi-processor platforms on fpga chips	2006	-1.886076839955318	12.199059376632835	478254
478285	Embedded	design space exploration for a wireless protocol on a reconfigurable platform	2003	-1.93708810836416	12.767746887645687	478312
478443	Arch	power profiling and optimization for heterogeneous multi-core systems	2011	-0.6065150312808651	13.030206276314482	478470
478881	Embedded	fault-aware task re-mapping for throughput constrained multimedia applications on noc-based mpsocs	2012	-1.02309739818684	14.921496448416006	478908
478897	EDA	extended control flow graph based performance and energy consumption optimization using scratch-pad memory	2009	-0.1556164391850841	14.023622956340628	478924
478938	Embedded	maintaining i/o data coherence in embedded multicore systems	2009	0.3094757000703407	13.5954294677301	478965
478961	Arch	microcode compression using structured-constrained clustering	2012	-1.1830826041118587	13.710944348688258	478988
479074	Arch	evaluation of the spur lisp architecture	1986	-1.5590648496703643	11.82857901047933	479101
479191	HPC	memory hierarchy exploration for low power architectures in embedded multimedia applications	2001	-1.6599537739192698	13.068728580725613	479218
479499	EDA	efficient multi-ported memories for fpgas	2010	-2.2299521726462155	13.462530196643794	479526
479534	Arch	chomp: a framework and instruction set for latency tolerant, massively multithreaded processors	2012	0.4282260209395097	13.713185010188932	479561
480077	Arch	fusion: design tradeoffs in coherent cache hierarchies for accelerators	2015	0.1951063487155956	13.95723107569492	480104
480102	EDA	leakage energy reduction for hard real-time caches	2017	-0.2747727844361533	14.905966938472867	480129
480147	PL	chisel: reliability- and accuracy-aware optimization of approximate computational kernels	2014	-1.7754130833415531	13.191164496079084	480174
480155	Arch	energy efficient 3d hybrid processor-memory architecture for the dark silicon age	2015	-0.7929385253083979	15.082667371957355	480182
480277	EDA	using an fpga for fast bit accurate soc simulation	2007	-1.831164003113567	13.436088022581995	480304
480310	Arch	an efficient architectural design of hardware interface for heterogeneous multi-core system	2011	-0.3626732400132437	13.743181059554248	480337
480408	HPC	hardware-oriented succinct-data-structure based on block-size-constrained compression	2015	-0.5140956948790794	12.381955577289025	480435
480634	EDA	predicting best design trade-offs: a case study in processor customization	2012	-2.109045594205261	13.047408938456366	480661
480773	EDA	dataflow integration and simulation techniques for dsp system design tools	2007	-1.7912518494358878	12.157976139147214	480800
480851	EDA	the john henry syndrome (panel session)(abstract only): humans vs. machines as fpga designers	2000	-3.3397192706652694	12.731927321533457	480878
480899	EDA	fpga-based verification methodology of soc-type cmos image signal processor	2009	-3.0827805734320837	12.167071547187884	480926
480948	HPC	effect of data layout in the evaluation time of non-separable functions on gpu	2015	-0.30550121191679513	12.0506212716187	480975
481024	HPC	perdome: a performance model for heterogeneous computing systems	2015	0.04913095444947275	13.990416377140319	481051
481106	EDA	optimal code generation for embedded memory non-homogeneous register architectures	1995	-1.553794221622519	11.720056210287225	481133
481158	EDA	codesign of a parallel architecture and an optimizing compiler backend: sin rete processing as a case study	1996	-1.481480687598829	12.310356842145026	481185
481262	EDA	linear programming based design of reconfigurable network on chip on efpga	2008	-2.341916597173237	14.333297491388874	481289
481450	EDA	modelling and assertion-based verification of run-time reconfigurable designs using functional programming abstractions	2018	-2.5273941510098643	11.623460241637721	481477
481492	EDA	a scalable parameterized noc emulator built upon xilinx virtex-7 fpga	2017	-2.220897372276915	15.077861202284556	481519
481497	Arch	optimal digital system design in deep submicron technology	2006	-1.2694844446165428	15.030403863317243	481524
481693	Arch	configuration scheduling using temporal locality and kernel correlation	2008	-0.5906304344230036	13.795024064646675	481720
481983	Theory	on local register allocation	1998	-0.6581576459783584	11.746793604191785	482010
482341	Arch	a polynomial spilling heuristic: layered allocation	2013	0.17423785665140826	12.235573459013315	482368
482425	EDA	executing large algorithms on low-capacity fpgas using flowpath partitioning and runtime reconfiguration	2007	-2.3063274953049206	12.681088769626296	482452
482427	HPC	optimization and performance modeling of stencil computations on modern microprocessors	2009	0.450770964863057	12.522186425139743	482454
482641	Embedded	harmless, a hardware architecture description language dedicated to real-time embedded system simulation	2012	-2.0287192277088058	11.717935062406768	482668
482674	HPC	energy efficiency in large scale distributed systems	2013	-0.06790484334560397	14.123732810543293	482701
482700	EDA	algorithm-based fault tolerance: a review	1997	-2.129242272428492	13.971880326795638	482727
482708	EDA	modelling and distributed simulation of asynchronous hardware	2000	-2.8777078006972983	11.3021360411715	482735
482773	EDA	a design environment for processor-like reconfigurable hardware	2004	-2.2725517077634523	12.674135589121214	482800
483317	EDA	an analytical, dynamic, power-performance router model for run-time noc optimizations	2013	-2.106364079098849	14.577499336240251	483344
483355	EDA	simultaneous partitioning and frequency assignment for on-chip bus architectures	2005	-2.1435117330470064	13.486632157644124	483382
483583	HPC	small-world architecture for parallel processors	2016	-2.076445140660116	14.55112312414183	483610
483651	EDA	toward a runtime system for reconfigurable computers: a virtualization approach	2009	-0.1773413399714869	13.122094899470602	483678
483881	PL	high-level allocation to minimize internal hardware wastage	2003	-1.4215133725895197	13.056523189681194	483908
483899	Embedded	attaining performance fairness in big.little systems	2015	0.17106595573367153	14.61834732652278	483926
484022	Networks	pipelined memory shared buffer for vlsi switches	1995	-2.2914431022412387	14.938973555146552	484049
484075	Arch	micro-architectural simulation of embedded core heterogeneity with gem5 and mcpat	2015	-1.5044382875395172	14.073763702376102	484102
484117	EDA	a simplified module interface style for synthesis education	1997	-2.6795030035649043	11.372221079164666	484144
484148	EDA	walking a thin line - performance and quality grading vs. yield overcut	2015	-3.333630829119765	12.382032878289184	484175
484235	EDA	improving high-level synthesis effectiveness through custom operator identification	2014	-1.9258648394820923	12.93780278374337	484262
484857	Arch	clustered loop buffer organization for low energy vliw embedded processors	2005	-0.3101323558660437	14.642010994440902	484884
485034	EDA	zero clustering: an approach to extend zero compression to instruction caches	2005	-0.6199609425067933	14.485812333249193	485061
485183	EDA	resource constrained dataflow retiming heuristics for vliw asips	1999	-1.1747525198270896	12.823113176177001	485210
485241	EDA	desperate: speeding-up design space exploration by using predictive simulation scheduling	2014	-1.328965402657163	13.082404984807225	485268
485485	Embedded	a virtual platform for multiprocessor real-time embedded systems	2008	-1.1534882666355029	12.671028037567895	485512
485591	Embedded	code motion for migration minimization in stt-ram based hybrid cache	2012	-0.2004490783561309	15.062381657434932	485618
485728	EDA	a vsyndex methodology for fast prototyping of multi-c6x dsp architectures	2002	-2.1147632306087574	11.706346034789345	485755
485953	HPC	archipelago: a floorplan optimized for concurrent multiple applications on network-on-chip	2014	-0.8548827678950411	14.658277410903144	485980
485991	HPC	testing the enterprise ibm system/390/sup tm/ multi processor	1997	-3.1681438764198	11.555068066743088	486018
486088	Arch	optimization on instruction reorganization	1990	0.09010254055101907	12.875480669100785	486115
486129	EDA	dvfs-enabled power-performance trade-off in mpsoc sw application mapping	2017	-1.4929874049638523	14.395565539226869	486156
486188	HPC	a parallel compiler for multi-core microcontrollers	2012	0.4850501190190609	12.27486396656716	486215
486210	Arch	workload characterization of 3d games	2006	-0.2625467712897369	12.105119191265256	486237
486214	EDA	system-level design for communication-centric task farm applications	2017	-1.614640689243496	12.915416392220775	486241
486239	HPC	reconfigurable computing for shape-adaptive video processing	2002	-1.7439642187249875	12.701312072800214	486266
486385	EDA	compilation and simulation tool chain for memory aware energy optimizations	2006	-1.5720650087669708	13.745065893888327	486412
486401	EDA	architecture-level design space exploration of super scalar microarchitecture for network applications	2010	-1.6156400099532078	13.113391106726253	486428
486626	HPC	characterizing the impact of using spare-cores on application performance	2010	0.039986281373368	14.28787272209588	486653
486792	Arch	pslp: padded slp automatic vectorization	2015	-0.8173439747493186	13.051320127315293	486819
486844	HPC	exploiting hierarchy parallelism for molecular dynamics on a petascale heterogeneous system	2013	0.4143840393298477	11.701547279569533	486871
486887	EDA	a new algorithm for energy-driven data compression in vliw embedded processors	2003	-1.1611641550460368	14.089507490363914	486914
486937	EDA	three dimensional system on chip technology	2005	-2.7575245111424143	13.111721941173256	486964
486980	EDA	automatic fir filter generation for fpgas	2005	-2.3469506628396766	12.474432435948724	487007
487199	HPC	spatiotemporal simt and scalarization for improving gpu efficiency	2015	-0.5814695537405775	12.903020887511413	487226
487223	Embedded	hardware/software partitioning and static task scheduling on runtime reconfigurable fpgas using a smt solver	2008	-1.1211447569173043	13.956969542975848	487250
487249	HPC	fnm: an enhanced null-message algorithm for parallel simulation of multicore systems	2016	0.36956043372067293	12.821598970475376	487276
487375	EDA	ssim: a software levelized compiled-code simulator	1987	-1.853477313831336	11.921558485186427	487402
487425	EDA	time- and space-efficient evaluation of sparse boolean functions in embedded software	2007	-2.498926877550021	11.691909950769553	487452
487518	Embedded	graph analysis of delay in mvc codecs with limited processing capacity	2015	-2.101961123842682	14.445588991035766	487545
487557	Arch	a power-aware alternative for the perceptron branch predictor	2007	-0.10682598739277148	14.256423423849869	487584
487597	Arch	design exploration of racetrack lower-level caches	2014	-0.7010895651032719	14.952001704021914	487624
487668	EDA	customized simd unit synthesis for system on programmable chip - a foundation for hw/sw partitioning with vectorization	2006	-1.896747925548548	12.628683077468956	487695
487747	EDA	multi-core soc architecture exploration with radar digital system based on dataflow graph method	2013	-1.8031166817566864	12.387777434902313	487774
487815	Embedded	energy efficient task scheduling on a multi-core platform using real-time energy measurements	2014	0.0447995924959984	14.281886487899776	487842
487855	EDA	architectural exploration and optimization of local memory in embedded systems	1997	-1.7035710275607745	13.101487946745193	487882
487902	EDA	an overview of altera sdk for opencl: a user perspective	2015	-1.2342631478538122	12.281861869769278	487929
487981	EDA	rapid prototyping of dsp chip-sets via functional reuse	1996	-3.0059638896644163	12.259864707342135	488008
488132	HPC	energy-efficient adaptive hardware accelerator for text mining application kernels	2016	-0.29932530972236704	12.906144998668394	488159
488226	Arch	powerpc as a10 64-bit risc microprocessor	1996	-2.5032629310886545	13.04858352958448	488253
488472	Embedded	developing embedded networked products using the simics full-system simulator	2005	-0.7233370922044382	12.446197456236925	488499
488512	HPC	spatial locality trade-offs of wavelet-based applications in dynamic execution environments	2008	-0.983417348978798	13.944756712028902	488539
488707	HPC	parallel execution of aes-ctr algorithm using extended block size	2011	-0.2178733649940882	11.666011079172284	488734
488708	HPC	can we guarantee performance requirements under workload and process variations?	2016	-1.0710603247019372	14.776994141772713	488735
488749	Arch	redhip: recalibrating deep hierarchy prediction for energy efficiency	2014	0.05235954634663425	14.65006894303189	488776
488797	HPC	advanced performance analysis of hpc workloads on cavium thunderx	2018	0.3204741441784412	12.2505601294486	488824
488872	Arch	distilling the essence of proprietary workloads into miniature benchmarks	2008	-0.6052221969358396	12.762039157856305	488899
488906	HPC	a high-performance network interface architecture for nocs using reorder buffer sharing	2010	-0.20580359622087965	14.075443286088298	488933
488997	PL	software pipelining: an effective scheduling technique for vliw machines	1988	0.06781127384709436	12.942843042396392	489024
489087	EDA	an automated, fpga-based reconfigurable, low-power rfid tag	2007	-3.070675536155022	12.495160431337734	489114
489097	EDA	an esl framework for low power architecture design space exploration	2016	-2.6267666235686566	12.634313019259935	489124
489144	EDA	a study of the speedups and competitiveness of fpga soft processor cores using dynamic hardware/software partitioning	2005	-1.4604227803288887	13.1216016411887	489171
489301	HPC	register requirements of pipelined processors	1992	-0.3962240764981767	12.446560145713713	489328
489316	Arch	fast memory region: 3d dram memory concept evaluated for jpeg2000 algorithm	2014	-0.2552051851254675	14.169716487037174	489343
489536	EDA	design space exploration using parameterized cores: a case study	2006	-2.26043852489195	13.124969903128195	489563
489568	HPC	meiko cs-2 interconnect elan-elite design	1994	0.12602075322085654	13.874686240451751	489595
489676	EDA	high performance and area efficient flexible dsp datapath synthesis	2011	-1.5863161093114346	12.971692061733346	489703
489865	HPC	adaptive pipeline parallelism for image feature extraction algorithms	2012	-0.11848948043445205	11.359095345954628	489892
489890	Arch	regular hardware architecture modeling with uml2	2004	-1.5889696153318311	12.159713363372445	489917
490024	EDA	fir filter design and implementation on reconfigurable computing technology	1999	-3.137613726913551	11.804436481256035	490051
490280	EDA	power models supporting energy-efficient co-design on ultra-low power embedded systems	2016	-0.7331708871197136	14.003576810608815	490307
490388	EDA	self-recofigurable embedded systems on spartan-3	2008	-2.994778248517617	12.75952182866219	490415
490675	Arch	opportunistic compression for direct-mapped dram caches	2018	0.2143562371240968	14.929024551275404	490702
490751	HPC	impact of clock frequency and number of cores on gpu performance	2014	-0.16993662937072115	12.911754042598169	490778
490939	EDA	acceleration for heterogeneous systems cosimulation	2007	-1.2979797846701495	12.516632956902434	490966
490949	Arch	object resizing and reclamation through the use of hardware bit-maps	2002	0.29619467458224585	13.593615481162262	490976
491118	Arch	a pynq-based framework for rapid cnn prototyping	2018	-0.24071888228829874	11.305268022367947	491145
491126	Visualization	connecting things to the iot by using virtual peripherals on a dynamically multithreaded cortex m3	2017	-1.105832029386718	13.057378666762526	491153
491422	Arch	a parallel deadlock detection algorithm with o(1) overall run-time complexity	2008	-0.911724833229454	12.927707534485464	491449
491770	Arch	coregenesis: erasing core boundaries for robust and configurable performance	2010	-2.4221053485812525	14.462696143581462	491797
491990	Embedded	configurable nand flash translation layer	2006	-0.5345326007575057	13.917855297776331	492017
492094	EDA	fast parallel application and multiprocessor design space exploration from sequential code	2015	-0.5291952530624452	13.24263961984973	492121
492106	EDA	a minimum-cost circulation approach to dsp address-code generation	1999	-1.8997220337624907	12.78247140599946	492133
492124	Arch	approximate acceleration: a path through the era of dark silicon and big data	2015	-3.075801018970722	13.840646287502613	492151
492151	EDA	application specific multi-port memory customization in fpgas	2014	-2.5993123913461584	12.962498161574128	492178
492365	EDA	symbolic system-level design methodology for multi-mode reconfigurable systems	2013	-2.324228842658879	12.503278791503993	492392
492420	Arch	a methodology for designing communication architectures for multiprocessor socs	2003	-1.685803480643304	14.835335125234053	492447
492539	EDA	improving offset assignment on embedded processors using transformations	2000	-1.0317468859160526	13.232721617520582	492566
492781	EDA	clustering effects on the design of opto-electrical network-on-chip	2016	-3.308492751695379	14.467651890347884	492808
492973	HPC	a high performance processor architecture for multimedia applications	2018	-1.7929274664207864	12.94864683903427	493000
493155	HPC	parallel and efficient sensitivity analysis of microscopy image segmentation workflows in hybrid systems	2017	0.3694625838897261	12.061786601563682	493182
493169	EDA	implementation of a cycle by cycle variable speed processor	2005	-2.950778650754469	13.223313168031314	493196
493200	EDA	implementation of a highly scalable blokus duo solver on fpga	2013	-1.4362018844211413	11.623448234171686	493227
493233	Arch	microarchitecture of hal's cpu	1995	-0.2564832247857749	12.488523116501868	493260
493353	Arch	taking the graphics processor beyond graphics	2005	0.15230686525869874	11.59367324586905	493380
493475	EDA	a template-based methodology for efficient microprocessor and fpga accelerator co-design	2012	-1.9109669024779088	12.646686690611649	493502
493690	HPC	generating hardware from openmp programs	2006	-1.2964014204727938	11.865461147472649	493717
493815	EDA	exploring hls optimizations for efficient stereo matching hardware implementation	2017	-1.7788281762875022	12.52509707047934	493842
493893	EDA	accelerating throughput-aware runtime mapping for heterogeneous mpsocs	2012	-1.3842342505147889	13.84549077893377	493920
493908	Arch	a cache replacement policy to reduce cache miss rate for multiprocessor architecture	2010	0.452473111039074	14.785195338439891	493935
494208	Arch	lightweight set buffer: low power data cache for multimedia application	2003	-0.2983904567653804	14.843474343716304	494235
494400	Arch	designing hmo, an integrated hardware microcode optimizer	1974	-1.1331418926929728	12.193647600659403	494427
494613	PL	adapting compilation techniques to enhance the packing of instructions into registers	2006	0.22560572169364526	13.335055443041634	494640
494860	EDA	towards energy-aware multi-core scheduling	2009	0.06314663431404488	13.007790967033216	494887
494935	Arch	dnoc: an accurate and fast virtual channel and deflection routing network-on-chip simulator	2015	-1.8425947970764969	14.948176409928415	494962
495019	HPC	power-efficient prefetching on gpgpus	2014	-0.06639672280141473	14.319965526807652	495046
495259	EDA	fast one- and two-pick fixed-priority selection and muxing circuits	2016	-3.0116660243187567	14.35465727751898	495286
495315	EDA	modelling heterogeneous interactions in soc verification	2006	-2.1668413462816565	12.241661336343865	495342
495357	EDA	thermal-aware data flow analysis	2009	-1.6364258323011578	13.66445117162501	495384
495573	Arch	the hf-risc processor: performance assessment	2016	-1.9726194416379812	12.59209127334048	495600
495696	EDA	using vivado-hls for structural design: a noc case study	2017	-2.9437232839889944	12.320299274764011	495723
495714	HPC	use of symmetric multiprocessor architecture to achieve high performance computing	2016	0.4851120550384465	13.845840870784194	495741
495731	EDA	criticality-driven design space exploration for mixed-criticality heterogeneous parallel embedded systems	2018	-1.6437937881307096	13.387336869793767	495758
496127	Arch	dynamic and transparent binary translation	2000	-0.5158901104186492	12.367290784320055	496154
496371	EDA	nocbench: noc synthesis benchmarks	2013	-3.2588015054096413	13.662104321374828	496398
496693	HPC	a code generator for energy-efficient wavefront parallelization of uniform dependence computations	2018	-0.5563994029630239	13.517402436715937	496720
496711	EDA	demo: mppa® manycore processor towards future adas system solutions	2016	-0.14599182449235434	11.729340697563154	496738
496748	EDA	performance evaluation and design trade-offs for network-on-chip interconnect architectures	2005	-2.467026277885732	14.391167137950285	496775
496901	SE	multi-resolution co-design modeling: a network-on-chip model	2016	-2.2956949690967186	11.965724741160125	496928
497029	EDA	an efficient algorithm for free resources management on the fpga	2008	-1.4070189570014653	12.945750974615796	497056
497143	Embedded	drdu: a data reuse analysis technique for efficient scratch-pad memory management	2007	0.108668610719197	14.441932321953814	497170
497174	Arch	double throughput multiply-accumulate unit for flexcore processor enhancements	2009	-1.325549774673099	13.730576439851243	497201
497316	Embedded	early design phase cross-platform throughput prediction for industrial stream-processing applications	2018	-0.9360025600477868	12.951877934923429	497343
497425	Arch	usable assembly language for gpus: a success story	2012	-0.9294928009258996	11.814320360065587	497452
497465	HPC	an efficient programming paradigm for shared-memory master-worker video decoding on tile64 many-core platform	2011	-0.1660278734918318	12.509809788521984	497492
497571	EDA	sampling-based binary-level cross-platform performance estimation	2017	0.2155901045140844	12.931430588887734	497598
497587	Arch	new dimensions for multiprocessor architectures: on demand heterogeneity, infrastructure and performance through reconfigurability — the rampsoc approach	2008	-1.4788305313578556	12.718684144415016	497614
497622	Arch	an architecture level simulation methodology	1991	-2.488240918169721	11.760192933692712	497649
497668	SE	cluster-based application mapping method for network-on-chip	2011	-1.9424055642958653	14.6028066632814	497695
497755	HPC	a novel approach for multimedia rendering platforms	2002	-2.015512723297475	12.354342907549178	497782
497760	Arch	an ilp based approach to reducing energy consumption in nocbased cmps	2007	-1.4707580388095796	14.186678905040418	497787
497775	Arch	energy optimization of multi-level processor cache architectures	1995	-1.4042710384479449	14.4548900217441	497802
497893	EDA	reconfiguring fault-tolerant two-dimensional array architectures	1994	-2.745542973883411	13.883570520350885	497920
497985	Robotics	dfs-supermpx: low-cost parallel processing system for machine vision and image processing	1995	-1.718029454695515	11.527360169248762	498012
498019	EDA	improving noc performance under spatio-temporal variability by runtime reconfiguration: a general mathematical framework	2016	-1.6913814924880028	14.930503677882044	498046
498479	EDA	a systematic design space exploration of mpsoc based on synchronous data flow specification	2010	-1.9284031908678627	12.8134327758732	498506
498506	Embedded	host-compiled simulation of multi-core platforms	2010	-2.171404605760928	12.235548668379726	498533
498640	HPC	fast obj file importing and parsing in cuda	2015	0.22798340154021846	11.512798232119884	498667
498723	Arch	thermal-aware floorplan schemes for reliable 3d multi-core processors	2011	-1.4016191031313423	14.993206011324675	498750
498897	EDA	validation in a component-based design flow for multicore socs	2002	-2.3803507971887545	12.093078676388405	498924
499062	Arch	ieee 754-2008 decimal floating-point for intel® architecture processors	2009	-1.8572045031724482	11.699125620504153	499089
499101	EDA	death of the rloc?	2000	-3.212813026673228	11.552912235465904	499128
499265	HPC	optically augmented 3-d computer	1997	-2.891575316942187	12.992789242873409	499292
499484	Arch	wormhole routing and its chip design	1996	-3.1214483589281627	11.78802384979593	499511
499541	EDA	recent technological trends and their impact on system design	2007	-0.11928987467001148	12.693357149643823	499568
499995	Embedded	model-based platform composition for embedded system design	2014	-2.435469313684869	12.429152586961429	500022
499999	Arch	energy-efficient hybrid coherence protocol for multicore processors	2018	0.3953540751632788	14.648463130654276	500026
500314	EDA	opencv optimization on heterogeneous multi-core systems for gesture recognition applications	2016	0.11715092559175665	11.931495825979017	500341
500353	Arch	twtxbb: a low latency, high throughput multiplier architecture using a new 4 --> 2 compressor	1994	-2.855403143028016	12.750763873021068	500380
500388	HPC	high-level system-on-chip simulator	2012	-0.04721355442895981	13.105594407438712	500415
500531	HPC	dvfs governor for hpc: higher, faster, greener	2015	-0.12080754392965552	14.811183029225507	500558
500620	EDA	an architecture synthesis system for embedded processors	2000	-2.2091450585978136	11.895305758616354	500647
500813	EDA	mccharts and multiclock fsms for modeling large scale systems	2007	-2.3090777486048584	11.595847765263082	500840
500829	Arch	an analytical approach for fast and accurate design space exploration of instruction caches	2013	-0.41292344897304223	13.250687800699394	500856
501194	HPC	power management of variation aware chip multiprocessors	2008	-1.433457641402291	14.787221131215462	501221
501617	HPC	introduction to the special issue on sustainable and green computing systems	2012	0.06970521378266131	12.269293342435198	501644
501825	EDA	performance analysis of hpc applications on low-power embedded platforms	2013	-0.3788673269992039	13.278468363080275	501852
501971	Arch	co-synthesis to a hybrid risc/fpga architecture	2000	-1.2728864628388965	12.183129888400615	501998
502104	Arch	a novel concept for adaptive signal processing on reconfigurable hardware	2015	-1.9580208134968116	12.399008270474505	502131
502141	EDA	toward quality eda tools and tool flows through high-performance computing	2005	0.4818696890664226	11.6673592334408	502168
502170	Embedded	parameter-aware energy models for embedded-system peripherals	2018	-2.00815276938795	13.617468573704256	502197
502222	Arch	energy-efficient address translation	2016	0.20118433390277568	14.778615848856065	502249
502286	Embedded	embedded multi-processor system-on-chip (mpsoc) design considering process variations	2008	-1.6644216927077211	14.875784998315986	502313
502510	HPC	efficient hpc data motion via scratchpad memory	2012	-0.0849929363486352	13.548992676001037	502537
502550	EDA	communication interface generation for hw/sw architecture in the starsoc environment	2006	-2.184639599217252	12.064944510427814	502577
502551	Arch	a microcoded kernel recursive least squares processor using fpga technology	2016	-1.113024173020836	11.357016607424242	502578
502646	EDA	an efficient memristor-based distance accelerator for time series data mining on data centers	2017	-0.08928858531813337	13.0839154570633	502673
502686	Arch	a pipelined market data processing architecture to overcome financial data dependency	2016	-1.8405217301587056	14.01094114283358	502713
502768	HCI	a prototype system for rapid application development using dynamically reconfigurable hardware	1998	-1.4540436416083489	12.251701636692914	502795
502935	EDA	system level power estimation methodology with h.264 decoder prediction ip case study	2007	-2.451123987596721	13.348183352291311	502962
502962	Arch	improvements to the ets dynamic dataflow architecture	1994	0.4540386551890512	13.072451483427422	502989
502995	Arch	portable trace compression through instruction interpretation	2011	-0.9772506766751692	13.579988890823458	503022
503060	EDA	efficient static buffering to guarantee throughput-optimal fpga implementation of synchronous dataflow graphs	2010	-0.7871051949930886	14.051327004063275	503087
503089	EDA	architectural requirements for multimedia image compression, and a solution based on vlsi hardware accelerator	1994	-1.810324009528868	12.342540935027495	503116
503584	Arch	an efficient code generation algorithm for code size reduction using 1-offset p-code queue computation model	2007	-0.30033255644182216	13.762930563331269	503611
503744	EDA	benchmarking reconfigurable architectures in the mobile domain	2009	-1.727790618866434	12.633804578460426	503771
504016	EDA	cacti-p: architecture-level modeling for sram-based structures with advanced leakage reduction techniques	2011	-2.7065299962345564	14.422147324139633	504043
504145	EDA	uml-based hardware/software co-design platform for dynamically partially reconfigurable network security systems	2008	-2.1875736337907843	12.622177045587973	504172
504197	EDA	a model and methodology for hardware-software codesign	1993	-2.3474255612903847	11.935326127994713	504224
504202	Embedded	allocation and scheduling of real-time tasks with volatile/non-volatile hybrid memory systems	2015	0.35909850413964595	14.894444203522506	504229
504271	EDA	silicon compilation and rapid prototyping of microprogrammed vlsi-circuits with mimola and solo 1400	1992	-3.3544975803466244	11.659156265882046	504298
504327	EDA	fault tolerance design for nocs: partial virtual-channel sharing	2017	-2.8225438047445133	14.869215886232649	504354
504459	Embedded	an integrated embedded system for evaluating performance parameters of cmos image sensor	2012	-2.7522042877520057	11.489751107376456	504486
504531	EDA	shortening the verification cycle with synthesizable abstract models	2009	-2.7269893103025997	11.454187700271332	504558
504621	Arch	a low-energy reconfigurable fabric for the supercisc architecture	2006	-3.301767374979788	13.207806704451148	504648
504705	EDA	applying uml interactions and actor-oriented simulation to the design space exploration of network-on-chip interconnects	2008	-2.161730330776337	13.654552459182925	504732
504759	HPC	low-overhead fpga middleware for application portability and productivity	2015	-0.6167734241800816	12.58196008751442	504786
504971	HPC	combined selection of tile sizes and unroll factors using iterative compilation	2003	-0.12516708702252774	12.543935024545874	504998
504976	EDA	hardware/software ip integration using the roses design environment	2007	-1.8406166159525723	11.856791040278402	505003
505066	EDA	a reconfigurable near-data systolic array accelerator for the three-dimensional dram systems	2016	-1.2625344122409023	13.189019012581117	505093
505110	Arch	hat: a hardware assisted top-doc inverted index component	2003	-0.9781770136726204	13.091253965226851	505137
505166	DB	the special issue on high-speed memories	1966	-3.301204354170788	12.933784721268198	505193
505188	Arch	mediabreeze: a decoupled architecture for accelerating multimedia applications	2001	0.02038279458659246	13.315742794172909	505215
505237	Arch	the mips r10000 superscalar microprocessor	1996	0.1291279373956185	13.319754243581633	505264
505240	EDA	unified virtual memory support for deep cnn accelerator on soc fpga	2015	-0.09364319303793953	12.791951403171506	505267
505351	EDA	system-level development of embedded software	2010	-2.1770806566704017	12.08906128412366	505378
505352	EDA	toward scalable source level accuracy analysis for floating-point to fixed-point conversion	2014	-2.1405759225963186	12.8635647516795	505379
505446	HPC	a survey of power and energy efficient techniques for high performance numerical linear algebra operations	2014	-0.06667136626434006	13.284430478920193	505473
505616	EDA	performance and energy trade-offs analysis of l2 on-chip cache architectures for embedded mpsocs	2010	-0.6554716935082661	13.434965435243758	505643
505627	HPC	algorithm level power efficiency optimization for cpu-gpu processing element in data intensive simd/spmd computing	2011	-0.35138232646657386	12.76549952429217	505654
505893	Arch	automated hdl generation: comparative evaluation	2007	-2.172575448679097	12.17188229133153	505920
505948	EDA	sdrm: simultaneous determination of regions and function-to-region mapping for scratchpad memories	2008	-1.2363037953915876	13.538369318254562	505975
506048	EDA	a decade of platform-based design:    a look backwards, a look forwards	2009	-3.2271053977782884	12.643552447859836	506075
506144	EDA	autoreloc: automated design flow for bitstream relocation on xilinx fpgas	2016	-2.9406754721330888	13.117037255723178	506171
506168	EDA	systemc based hardware synthesis becomes reality	2000	-3.1566432501177197	11.931917255614856	506195
506217	EDA	a framework for optimizing openvx applications performance on embedded manycore accelerators	2015	-0.37498973225910903	12.660221377893572	506244
506304	Arch	a domain-specific language and compiler for computation-in-memory skeletons	2017	-0.3595252353499557	12.538742991805425	506331
506311	Arch	dominant block guided optimal cache size estimation to maximize ipc of embedded software	2013	-0.5386230646076574	13.829960785768694	506338
506377	EDA	bft: a placement algorithm for non-rectangle task model in reconfigurable computing system	2016	-0.9963309737728716	14.31164720511385	506404
506629	Arch	a wavefront array processor using dataflow processing elements	1987	-0.8999175141157544	11.433721497513403	506656
506633	EDA	quantitative global dataflow analysis on virtual instruction set simulators for hardware/software co-design	2008	-0.3071126130073033	12.414698511680673	506660
506646	EDA	an embedded software fusion power model based on algorithm and micro-architectural level	2011	-1.7618869605695346	13.296745330090987	506673
506851	EDA	cdma bus-based on-chip interconnect infrastructure	2009	-3.1784737028094985	12.824832960824692	506878
506878	Arch	the memory gap and the future of high performance memories	2001	-3.1818437364294607	12.910839120684876	506905
506895	Arch	a highly efficient multicore floating-point fft architecture based on hybrid linear algebra/fft cores	2014	-0.6795556180748936	12.722160703772992	506922
506940	EDA	heterogeneous multi-core soc implementation with system-level design methodology	2011	-1.854130367802976	12.994171035772913	506967
507007	HPC	conflict-free loop mapping for coarse-grained reconfigurable architecture with multi-bank memory	2017	-0.3458613424674407	13.774176901294469	507034
507028	Arch	locus: low-power customizable many-core architecture for wearables	2016	-0.9113674284865196	13.44999510483254	507055
507039	Arch	z/cecsim: an efficient and comprehensive microcode simulator for the ibm eserver z900	2002	-1.729900171560972	12.076632346920741	507066
507061	EDA	coroutine-based synthesis of efficient embedded software from systemc models	2011	-2.0249707602727	11.851725641626947	507088
507146	EDA	a pseudo-synchronous implementation flow for wchb qdi asynchronous circuits	2012	-2.6540056658585507	14.530716027626614	507173
507191	EDA	how accurate should early design stage power/performance tools be? a case study with statistical simulation	2004	-3.2886260508706187	13.038707776218464	507218
507422	EDA	design space minimization with timing and code size optimization for embedded dsp	2003	-2.2118351212372707	12.828707900819092	507449
507430	EDA	a software-only solution to use scratch pads for stack data	2009	-0.08195555178182921	13.981081503980315	507457
507447	EDA	an integrated and accelerated ilp solution for scheduling, module allocation, and binding in datapath synthesis	1993	-2.523897432119152	12.196781425180616	507474
507579	OS	redefining the role of the cpu in the era of cpu-gpu integration	2012	0.4863877924861534	12.296805552357476	507606
507597	EDA	modular design of fully pipelined accumulators	2010	-2.236891544000235	12.527592963600789	507624
507711	Arch	background data organisation for the low-power implementation in real-time of a digital audio broadcast receiver on a simd processor	2003	-1.4794202141766946	12.549211954207976	507738
507749	EDA	an efficient joint analytical and simulation-based design space exploration flow for predictable multi-core systems	2015	-2.3088463682980973	12.98545458878208	507776
507770	EDA	object-oriented techniques in hardware design	1994	-2.0690756150785288	11.638610710271516	507797
507816	EDA	a yapi system level optimized parallel model of a h.264/avc video encoder	2009	-1.7189906300838709	12.438514717973554	507843
507832	Arch	sh-mobile - low power application processor for cellular [3g cellular phones]	2005	-3.3103355146536355	13.377879665421515	507859
508052	EDA	fpga integrated co-design	2001	-2.829549350445693	12.032671150389445	508079
508182	PL	re-targeting optimization sequences from scalar processors to fpgas in hls compilers (abstract only)	2016	-1.4126364402260994	12.535851635910586	508209
508254	Arch	experiences with soft-core processor design	2005	-1.9448180875021768	12.598867311524868	508281
508361	EDA	une méthodologie de conception de modèles analytiques de surface et de puissance de réseaux sur puce hautement paramétriques basée sur une méthode d'apprentissage automatique. (a machine-learning based methodology to design analytical area and power models of highly parametric networks-on-chip)	2013	-2.465064867812348	13.978763388796393	508388
508384	EDA	routing algorithm for multi-fpga based systems using multi-point physical tracks	2013	-2.886420695534032	14.081594698665452	508411
508464	Arch	reduced code size modulo scheduling in the absence of hardware support	2002	0.11299339980312326	13.389146438755946	508491
508654	EDA	fast digital design space exploration with high-level synthesis: a case study with approximate conjugate gradient pursuit	2016	-1.7727486641370531	12.031883072182513	508681
508751	Arch	xiosim: power-performance modeling of mobile x86 cores	2012	-0.011614110095364708	13.115783238748513	508778
508881	Arch	efficient floating-point logarithm unit for fpgas	2010	-1.7747396733810752	11.33530948818284	508908
509072	Arch	smarco: an efficient many-core processor for high-throughput applications in datacenters	2018	-0.2728218335791211	14.316693099782698	509099
509252	HPC	exploring hybrid memory for gpu energy efficiency through software-hardware co-design	2013	-0.6593859407377467	14.407600650945106	509279
509308	EDA	new solutions for optimal hardware tests of reconfigurable hardware systems	2015	-2.647290167424501	11.408760786657655	509335
509388	EDA	a heterogeneous digital signal processor for dynamically reconfigurable computing	2010	-2.377560915698678	13.456854583223537	509415
509600	EDA	addressing the tradeoff between standard and custom ics in system level design	1992	-3.1968592084950442	12.338981985787413	509627
509626	EDA	integrated heterogenous modelling for power estimation of single processor based reconfigurable soc platform	2007	-1.9727738402865258	14.13497018839142	509653
509676	HPC	multi-node advanced performance and power analysis with paraver	2017	0.1974332650061967	13.473378285628305	509703
509685	Embedded	associating packets of heterogeneous cores using a synchronizer wrapper for nocs	2010	-2.7422040008957693	14.518517437804467	509712
509737	EDA	embedded system design	1996	-3.0821628377578985	12.027140788974199	509764
509748	EDA	data-dependent loop approximations for performance-quality driven high-level synthesis	2018	-1.5272526558281017	13.617666009608667	509775
509831	OS	meantime: achieving both minimal energy and timeliness with approximate computing	2016	0.003982738551181918	15.030790706384694	509858
509921	EDA	integrated circuit and system design. power and timing modeling, optimization and simulation, 16th international workshop, patmos 2006, montpellier, france, september 13-15, 2006, proceedings	2006	-0.6600971581403796	15.074334166188335	509948
509969	Arch	safe overclocking of tightly coupled cgras and processor arrays using razor	2013	-0.7446300089687823	14.214672079690185	509996
509987	Arch	software development in a hardware simulation environment	1996	-2.2104196685970403	12.22189667672307	510014
510079	HPC	the sequoia approach to high-performance fault-tolerant i/o	1989	-0.8985489462568633	13.597153742114672	510106
510088	HPC	tuning framework for stencil computation in heterogeneous parallel platforms	2015	0.3637406953649189	11.597374637836753	510115
510173	NLP	smile: a scalable microcontroller library element	1993	-3.353020150555786	12.415647170313106	510200
510296	HPC	floating-point processors join forces in parallel processing architectures	1992	-0.934901766852008	11.647332252813447	510323
510303	EDA	nomadik®: amobile multimedia application processor platform	2007	-2.2900253096388843	12.884837325378172	510330
510354	Embedded	energy-aware task allocation onto unrelated heterogeneous multicore platform for mixed criticality systems	2015	-0.1500389217032866	14.870545182155665	510381
510539	Arch	considerations for local compaction of nanocode for the nanodata qm-1	1981	-1.1288916897955712	11.93617172829598	510566
511002	EDA	impact of software optimization on variable lifetimes in a microprocessor-based system	2011	-2.5102493724357062	13.732393285596908	511029
511119	EDA	locality-aware process scheduling for embedded mpsocs	2005	0.2700811266822995	13.986646877908521	511146
511147	Arch	intel's mmx/sup tm/ technology-a new instruction set extension	1997	-0.12636784479410273	12.574751664116757	511174
511233	PL	comprehensive isomorphic subtree enumeration	2008	-1.7950446561680429	11.662983580875206	511260
511297	Embedded	energy-aware software development for embedded systems in hw/sw co-design	2013	-2.482098097563408	12.6789330939902	511324
511415	EDA	reducing instruction issue overheads in application-specific vector processors	2012	-1.2204853959406008	12.69274419355665	511442
511614	EDA	a system level synthesis framework for computer architectures	1992	-2.6789311344973443	11.423288140457338	511641
511869	Arch	high level specification of embedded listeners for monitoring of network-on-chips	2010	-2.1801174058405817	12.579423910404087	511896
511893	Embedded	approximate computing for efficient information processing	2014	-2.675625254767963	13.71264307391222	511920
511897	Embedded	ptolemy: a framework for simulating and prototyping heterogenous systems	1994	-1.6029692216659404	11.900808778001082	511924
511989	EDA	dynamic reconfiguration under rtems for fault mitigation and functional adaptation in sram-based sopcs for space systems	2017	-3.0795008062334377	13.297473721116381	512016
512059	HPC	a simulation suite for lattice-boltzmann based real-time cfd applications exploiting multi-level parallelism on modern multi- and many-core architectures	2011	0.3892762429549244	11.405947220124496	512086
512097	PL	optimizing off-chip accesses in multicores	2015	0.4953432412613598	14.494357775496695	512124
512243	Arch	efficient implementation of nearest neighbor classification	2005	-0.6177894828721948	11.486358012054136	512270
512596	Arch	retargetable code generation for parallel, pipelined processor structures	1994	-1.1360610162005362	12.166947109119887	512623
512899	HPC	the brand-new vector supercomputer, sx-ace	2014	0.0482532605769654	12.094539360427127	512926
512924	EDA	nebula: a partially and dynamically reconfigurable architecture	1999	-0.9136583140329312	12.72487722633559	512951
512982	EDA	post-placement leakage optimization for partially dynamically reconfigurable fpgas	2007	-1.3951643299265517	15.005120397090586	513009
513032	EDA	optimization algorithms for dynamic reconfigurable embedded systems p	2004	-1.8210295028891048	12.840212101831204	513059
513078	EDA	memory fartitioning-based modulo scheduling for high-level synthesis	2017	-0.6427673374349184	13.394603788071285	513105
513230	Arch	fpgas for expression level parallel processing	1995	-1.3156091024263978	12.019365532451449	513257
513436	HPC	a memory accelerator with gather functions for bandwidth-bound irregular applications	2011	-0.39163870956419	11.779445508033948	513463
513668	Arch	application space exploration of a heterogeneous run-time configurable digital signal processor	2013	-2.086024256439527	12.934772127189571	513695
513700	EDA	high-speed, high-drive sn74abt7819 fifo	1996	-2.791605012668412	11.35692923579411	513727
513719	EDA	mapg: memory access power gating	2012	-0.9683883517513988	15.069172005662011	513746
513874	EDA	expression: a language for architecture exploration through compiler/simulator retargetability	1999	-1.872848110825561	11.721855132504587	513901
514207	HPC	opencl: make ubiquitous supercomputing possible	2010	0.49941749683244	11.938443515181891	514234
514320	Arch	cache partitioning for energy-efficient and interference-free embedded multitasking	2010	-0.13599913921386975	14.693347970748455	514347
514394	Embedded	genetic mapping of hard real-time applications onto noc-based mpsocs — a first approach	2011	-1.2896785529307735	14.638682431352873	514421
514447	EDA	evaluating the scalability and performance of 3d stacked reconfigurable nanophotonic interconnects	2013	-2.6856171053120734	14.902156326965153	514474
514701	EDA	efficient automated clock gating using codel	2006	-2.8125873778451593	13.168347186485727	514728
514825	Arch	implementation of a streaming execution unit	2003	-0.2750813245595801	13.501185927461268	514852
515103	HPC	analysis of fast parallel sorting algorithms for gpu architectures'	2011	0.2394378654866592	11.457435503008885	515130
515188	EDA	template-based parameterized synthesis of uniform instruction-level abstractions for soc verification	2018	-2.753076781890506	11.319396184905505	515215
515236	Embedded	a resilient scheduler for dataflow execution	2017	0.2662969678203528	13.373718766819918	515263
515327	EDA	thermal-aware ip virtualization and placement for networks-on-chip architecture	2004	-2.2814404282429392	14.983299975847931	515354
515364	EDA	high-level modeling and synthesis for embedded fpgas	2013	-1.8964087645938603	13.006875585639262	515391
515409	Embedded	exploiting inter and intra application dynamism to save energy	2011	-0.5390814357611093	14.99653684853724	515436
515546	HPC	measuring and benchmarking power consumption and energy efficiency	2018	-0.11515286569313225	14.108771989285096	515573
515580	Arch	instruction recirculation: eliminating counting logic in wakeup-free schedulers	2005	-0.03739634538669834	14.539474004453185	515607
515693	EDA	partial and dynamically reconfiguration of xilinx virtex-ii fpgas	2004	-2.067713645668156	12.122395781058874	515720
515805	Arch	deriving a methodology for code deployment on multi-core platforms via iterative manual optimizations	2012	0.22574890550650825	12.245312779496462	515832
516060	Embedded	innovative practices session 11c: resilience	2013	-2.704010905906797	13.14599991021502	516087
516160	EDA	efficient exploration of on-chip bus architectures and memory allocation	2004	-2.1014480816906103	13.431972616095676	516187
516168	EDA	a router architecture for connection-oriented service guarantees in the mango clockless network-on-chip	2005	-2.2616808714508343	14.920907478731005	516195
516178	EDA	synthesis of biochemical applications on digital microfluidic biochips with operation execution time variability	2015	-3.220021303186491	12.026647698974	516205
516199	Arch	the microprocessor: out of control ?	1975	-2.254780282546017	11.338644454396315	516226
516353	Arch	characterization of fixed and reconfigurable multi-core devices for application acceleration	2010	-0.6824871524627352	13.173936946578234	516380
516361	Arch	efficient instruction scheduling using finite state automata	1995	0.48005007033058894	13.376298429344356	516388
516403	EDA	the interplay of run-time estimation and granularity in hw/sw partitioning	1996	-1.9096587556880529	12.668047963123893	516430
516421	EDA	data memory design considering effective bitwidth for low-energy embedded systems	2002	-1.0292089323076306	14.337365602570829	516448
516608	Arch	ibm power9 processor architecture	2017	-0.3732237581712298	13.010633693879535	516635
516660	Arch	a distributed memory based embedded cgra for accelerating stencil computations	2015	-0.5498569928195757	12.646973415504124	516687
516712	EDA	recursive function data allocation to scratch-pad memory	2007	0.08320805849029983	14.594421708685546	516739
516807	HPC	aspas: a framework for automatic simdization of parallel sorting on x86-based many-core processors	2015	-0.5306554547580549	12.252386877786126	516834
517207	Arch	improved composite confidence mechanisms for a perceptron branch predictor	2006	0.34585479491734905	14.10970216717365	517234
517237	HPC	omp: a risc-based multiprocessor using orthogonal-access memories and multiple spanning buses	1990	-1.2193911297415925	11.88421158833076	517264
517489	EDA	reuse technique in hardware design	2007	-2.5667953768166214	11.934998630760855	517516
517499	EDA	new 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits	2006	-2.0869247323996682	13.276408403014516	517526
517594	Arch	an adaptive issue queue for reduced power at high performance	2000	-1.0159695144622614	14.559104654007065	517621
517610	EDA	a hardware logic simulation system	1990	-1.1884996784526998	12.274188109136968	517637
517811	HPC	efficiency of thread-level speculation in smt and cmp architectures - performance, power and thermal perspective	2008	0.29119995654326736	13.637771364803505	517838
517934	EDA	early performance estimation of image compression methods on soft processors	2012	-1.8117656941253248	13.207668351278741	517961
518237	Arch	adaptive pipeline for deduplication	2012	-0.13539217684069646	12.2486892516565	518264
518329	HPC	sub-word handling in data-parallel mapping	2012	-1.1671772139818342	13.099473204551105	518356
518591	EDA	design techniques for functional-unit power gating in the ultra-low-voltage region	2012	-1.3877074144922934	14.736186827303817	518618
518618	HPC	enabling in-memory computation of binary blas using reram crossbar arrays	2016	-1.4527833668977606	13.820766833872193	518645
518645	EDA	efficient task spawning for shared memory and message passing in many-core architectures	2017	0.4219964673224385	13.152637285882234	518672
518648	HPC	pipelining-dovetailing: a transformation to enhance software pipelining for nested loops	1996	0.2859817717676282	13.023913893769068	518675
519021	EDA	instruction level power analysis for low power vlsi applications	2013	-2.7107858877111912	13.39255360921479	519048
519080	EDA	development and prototyping system far an 8-bit multitask micropower processor	1995	-2.438813771511973	11.322635032156606	519107
519092	HPC	hornet: an efficient data structure for dynamic sparse graphs and matrices on gpus	2018	0.2992011995240446	11.29236092582756	519119
519187	EDA	computer-aided recoding to create structured and analyzable system models	2012	-2.5850400352744147	11.382597963366347	519214
519595	EDA	a novel technique to use scratch-pad memory for stack management	2007	0.06448186190598079	14.500650376667382	519622
519721	EDA	energy optimization of a multi-bank main memory	2006	-0.7832793294853646	14.701279763597213	519748
519885	HPC	design and analysis of scheduling strategies for multi-cpu and multi-gpu architectures	2015	0.1815359101946416	11.357984175641219	519912
520069	Arch	fpga generators of combinatorial configurations in a linear array model	2008	-2.6760021442079127	11.848070747048139	520096
520308	HPC	computational geometry in the parallel external memory model	2012	-0.38470899546018655	12.540270306301364	520335
520530	EDA	generation of distributed logic-memory architectures through high-level synthesis	2005	-1.1693865134700423	13.45559464782893	520557
520689	EDA	a systems approach to computing in beyond cmos fabrics	2017	-3.1980503814241388	14.03755188560259	520716
520741	SE	the design and implementation of a customizable fault tolerance framework	1999	-2.2914662876493885	12.88866972806318	520768
520969	EDA	designing for xilinx xc6200 fpgas	1998	-3.0479796083960338	12.201377231267095	520996
521072	HPC	a performance and energy comparison of fpgas, gpus, and multicores for sliding-window applications	2012	-0.28232777179259444	12.773958282913108	521099
521334	HPC	a deep collaborative computing based sar raw data simulation on multiple cpu/gpu platform	2017	0.28169473077761725	11.662766569474206	521361
521388	Logic	fpga fault tolerant arithmetic logic: a case study using parallel-prefix adders	2013	-3.0218184414068316	14.638936071725919	521415
521437	EDA	the semi-automatic generation of processing element control paths for highly parallel machines	1984	-2.132329486677843	12.509017718852114	521464
521846	HPC	performance comparison of designated preprocessing white light interferometry algorithms on emerging multi- and many-core architectures	2011	0.01645257266320454	11.751767455075582	521873
521876	EDA	impact of loop unrolling on area, throughput and clock frequency in roccc: c to vhdl compiler for fpgas	2006	-0.8154610887816695	14.305295775343351	521903
522007	EDA	rethinking processor instruction fetch: inefficiencies-cracking mechanism	2011	0.41198648720432496	13.731857176959547	522034
522055	HPC	date flow optimization of dynamically coarse grain reconfigurable architecture for multimedia applications	2012	-2.0876182267106493	13.544784680518694	522082
522083	EDA	flipsyrup: cycle-accurate hardware simulation framework on abstract fpga platforms	2014	-1.2777526375175243	12.886716794046318	522110
522143	Arch	a design methodology for protocol processors	1995	-2.632859229738594	12.370928347991592	522170
522266	Logic	parallel multi-delay simulation	1993	-0.8731302733179459	11.631266030398214	522293
522360	Arch	fuzzy memoization for floating-point multimedia applications	2005	-0.9416257725451138	13.951535752675893	522387
522464	HPC	efficient solving of scan primitive on multi-gpu systems	2018	0.2301255964328641	11.304276105366158	522491
522569	Arch	cache-aware roofline model: upgrading the loft	2014	0.3281308723091867	12.688152073028471	522596
522660	EDA	design of application specific cisc using peas-iii	2002	-1.979002416656103	12.195220186386216	522687
522860	EDA	combined system synthesis and communication architecture exploration for mpsocs	2009	-1.7491630533146552	12.898927794104303	522887
522961	EDA	integrated cpu-gpu power management for 3d mobile games	2014	-0.8865435023451179	14.240567720351134	522988
523080	EDA	compass - a tool for evaluation of compression strategies for embedded processors	2008	-1.6648891953437182	13.196155102001304	523107
523198	EDA	program mapping onto network processors by recursive bipartitioning and refining	2007	-0.23027740899129315	12.60198064538998	523225
523281	Arch	an efficient programmable 10 gigabit ethernet network interface card	2005	-2.2021622692842877	14.29300844104305	523308
523426	EDA	multifunctional programmable single-board can monitoring module	2000	-2.653232967352801	11.356229943824387	523453
523522	HPC	an extended model for multi-criteria software component allocation on a heterogeneous embedded platform	2013	-0.7702634860963073	13.368499619780215	523549
523600	EDA	efficient modeling of embedded systems using computer-aided recoding	2009	-2.125704698585548	11.631285838063883	523627
523837	EDA	optimal mapping of dsp algorithms on commercially available off-the-shelf (cots) vliw dsps	2007	-1.7753465750078703	12.363945250892026	523864
523855	EDA	a cad tool for designing large, fault-tolerant vlsi arrays	1991	-2.148586513669137	11.86525557513119	523882
524129	Logic	a concurrent coloured petri nets model for solving binary search problem on a multicore architecture	2011	-0.9563302750905948	11.965072071462696	524156
524135	Arch	single-instruction multiple-data execution	2015	0.4228817094936841	13.605440792652168	524162
524157	EDA	a high-performance analogue input/output system for transputer applications	1995	-1.903140237274383	11.403095170003304	524184
524223	Vision	a design methodology for very large array processors - part 2: pacube vlsi arrays	1995	-2.7916958048207574	12.958664614765505	524250
524287	HPC	partans: an autotuning framework for stencil computation on multi-gpu systems	2013	0.2353236949482523	12.437490557335726	524314
524407	EDA	a co-design methodology for telecommunication systems: a case study of an acoustic echo canceller	1999	-2.4170909853236546	12.053382759305187	524434
524455	EDA	online cache state dumping for processor debug	2009	-0.326977740726247	14.086769899761393	524482
524748	Arch	load-store queue management: an energy-efficient design based on a state-filtering mechanism	2005	0.06950687678108675	14.653296657992751	524775
525026	Arch	hierarchical instruction register organization	2008	0.5046065545813389	13.855550960481866	525053
525047	Robotics	throughput and reconfiguration time trade-offs: from static to dynamic reconfiguration in dedicated image filters	2004	-1.963156960741516	12.550119456603994	525074
525146	EDA	global resource sharing for synthesis of control data flow graphs on fpgas	2003	-2.0097916916451366	12.754746390973434	525173
525148	Arch	power reduction of cmp communication networks via rf-interconnects	2008	-2.4893544901321443	15.089165339944852	525175
525203	EDA	communication refinement in video systems on chip	1999	-2.889510966099925	11.636119445348873	525230
525324	EDA	high-level synthesis of software function calls	2008	-1.0042459237324424	12.44555414426531	525351
525533	EDA	design and test of fixed-point multimedia co-processor for mobile applications	2006	-1.944359693735758	13.235715021938255	525560
525623	HPC	improving the energy efficiency of mpi applications by means of malleability	2016	0.009959792647912642	14.378151650274427	525650
525657	Embedded	methodology and experimental setup for the determination of system-level dynamic reconfiguration overhead	2007	-1.6819171811579894	13.830504862489539	525684
525874	EDA	vhdl placement directives for parametric ip blocks	1999	-2.630490892388297	12.04788778689044	525901
526204	HPC	a feasibility analysis of power awareness in commodity-based high-performance clusters	2005	-0.6551814906203474	14.890453817813047	526231
526224	EDA	energy-proportional computing: a new definition	2017	-0.2821104383453564	13.293984724004204	526251
526311	Embedded	reliable performance analysis of a multicore multithreaded system-on-chip	2008	-0.1430682199863426	14.086094490288826	526338
526379	EDA	computing approximately, and efficiently	2015	-3.106380634086067	13.374512032541606	526406
526400	EDA	a functionality based instruction level software power estimation model for embedded risc processors	2004	-1.962906433032624	13.806245493216323	526427
526585	Arch	variable instruction set architecture and its compiler support	2003	-0.5365867432887081	12.56204875484159	526612
526643	HPC	honeycomb: a multi-grained dynamically reconfigurable runtime adaptive hardware architecture	2011	-1.7812374772183512	12.577281613651508	526670
526783	EDA	system-level optimization of on-chip communication using express links for throughput constrained mpsocs	2013	-2.290775119761267	14.837553824446044	526810
526919	Arch	performance/thermal-aware design of 3d-stacked l2 caches for cmps	2012	-1.7457200630544885	14.825895489267712	526946
526973	Arch	jetsonleap: a framework to measure power on a heterogeneous system-on-a-chip device	2017	-0.5547095193294368	13.63545323516956	527000
527188	HCI	enabling fpgas as a true device in the opencl standard: bridging the gap for fpgas	2017	-0.6636826748141121	12.536211067746649	527215
527246	HPC	adaptive control in rollforward recovery for extreme scale multigrid	2018	-2.247676780787492	14.266617558182466	527273
527357	EDA	design process and tools for the hw/sw-codesign and rapid-prototyping of parallel and heterogeneous real-time communication systems	1999	-2.3959127153537136	12.23673335207668	527384
527358	EDA	design and implementation of embedded computer vision systems based on particle filters	2010	-1.8164462788675981	12.548340695974538	527385
527443	EDA	scoc3: a space computer on a chip	2010	-2.872487872995569	12.088851664848134	527470
527475	EDA	model and methodology for the synthesis of heterogeneous and partially reconfigurable systems	2007	-2.3062491819725657	12.540105745950465	527502
527477	EDA	a variant of cooley-tuckey algorithm with local memory management	1995	-1.4803111499841832	11.632193404943585	527504
527499	EDA	embedded systems design: optimization challenges	2005	-2.256679706764253	11.294677732925635	527526
527673	EDA	a hardware accelerator for maze routing	1987	-1.2715891100122625	13.111376016356713	527700
527791	EDA	experiences with a fpga-based reed/solomon-encoding coprocessor	2008	-0.7382283152375695	12.335601345346324	527818
527796	HPC	the architecture of smart phones	2015	-3.1021533781320296	13.2722502077289	527823
528005	EDA	synthesis of heterogeneous distributed architectures for memory-intensive applications	2003	-0.9101524614610488	13.543924401605391	528032
528071	EDA	systemc-wms: wave mixed signal simulator for non-linear heterogeneous systems	2014	-2.9202652757409937	11.444734918220782	528098
528114	Arch	location, location, location: the role of spatial locality in asymptotic energy minimization	2013	-0.9459976027605432	14.175604243946626	528141
528149	HPC	performance and power aware cmp thread allocation modeling	2010	-0.8582249342017375	14.479838055101226	528176
528508	EDA	ptsmt: a tool for cross-level power, performance, and thermal exploration of smt processors	2008	-1.8990956061499116	14.284439151317716	528535
528553	EDA	a mixed-level virtual prototyping environment for refinement-based design environment	2006	-2.176841469056726	11.874532972369886	528580
529048	HPC	evaluating and optimizing parallel lu-sgs for high-order cfd simulations on the tianhe-2 supercomputer	2016	-0.017330613557809533	11.404022916690822	529075
529050	Arch	multi-faceted microarchitecture level reliability characterization for nvidia and amd gpus	2018	-0.0032849163630710248	12.790626034599411	529077
529101	SE	reliability properties assessment at system level: a co-design framework	2002	-2.671707030239293	12.514718160042506	529128
529132	EDA	power-constrained block-test list scheduling	2000	-2.1292619691308468	13.831987885671394	529159
529133	Arch	mambo: a full system simulator for the powerpc architecture	2004	-1.7331192099758372	12.110271849470275	529160
529267	HPC	algorithm analysis and mapping environment for adaptive computing systems (poster abstract)	2000	-1.8084608684737535	12.020235902826867	529294
529333	Embedded	optimizing the fpga implementation of hrt systems	2007	-1.780395580502098	13.310260907991935	529360
529588	HPC	proone: a general-purpose protocol onload engine for multi- and many-core architectures	2009	0.14704790246325994	12.75344509665188	529615
529740	HPC	sustainable software development for next-gen sequencing (ngs) bioinformatics on emerging platforms	2013	0.1455120514751759	12.190749823615189	529767
529743	DB	the task graph assignment for kaskada platform	2010	-0.6605014427445834	11.312942169951807	529770
529883	OS	high performance i/o design in the alphaserver 4100 symmetric multiprocessing system	1996	0.2937114707200952	12.667398272747796	529910
529923	EDA	modern development methods and tools for embedded reconfigurable systems: a survey	2010	-2.084342630891738	12.544656495830765	529950
530037	EDA	evaluating performance and power of object-oriented vs. procedural programming in embedded processors	2002	-0.9026936210560892	12.633341144433466	530064
530142	HPC	on understanding time, energy and cost performance of wimpy heterogeneous systems for edge computing	2017	0.0364491184946473	13.134439390944667	530169
530192	EDA	high level synthesis of asynchronous circuits from data flow graphs	2011	-3.0839492804660527	13.292303995255086	530219
530247	AI	towards low-cost, real-time, distributed signal and data processing for artificial intelligence applications at edges of large industrial and internet networks	2018	-2.210014892909042	11.49621211323843	530274
530248	Robotics	performance evaluation and limitations of a vision system on a reconfigurable/programmable chip	2007	-2.0070475983359364	12.630020991740706	530275
530495	EDA	design and evaluation of optical bus in high performance computer	2008	-3.2037124796717267	14.238460908312256	530522
530532	Arch	a design space evaluation of grid processor architectures	2001	0.02256969144579094	14.214277481829901	530559
530597	Embedded	the orek real-time micro kernel for fpga-based systems-on-chip	2008	-1.067488376378773	13.335973477088034	530624
530707	EDA	model checking if your life depends on it: a view from intel's trenches	2001	-3.250567094095828	11.878601541986251	530734
530837	EDA	on how to accelerate iterative stencil loops: a scalable streaming-based approach	2015	-0.38826893422687137	12.933588568834832	530864
531162	EDA	verification methods for secure and reliable sopc systems	2017	-2.8175261433746432	11.712034017804346	531189
531204	EDA	fpga-based hardware acceleration of lithographic aerial image simulation	2009	-1.2873828866004648	12.65098340046224	531231
531235	EDA	the tinycan: an optimized can controller ip for fpga-based platforms	2005	-2.499973308746144	12.10503945093059	531262
531279	EDA	notice of violation of ieee publication principlesthe co-simulation interface systemc/matlab applied in jpeg algorithm	2011	-2.327863118347644	11.85466175377849	531306
531308	EDA	fast exploration of parameterized bus architecture for communication-centric soc design	2004	-2.223058385027341	12.607677225493365	531335
531495	Arch	runtime power-aware energy-saving scheme for parallel applications	2017	-0.32696344202586	14.879498531912944	531522
531747	HPC	the time-varying nature of cache utilization: a case study on the mantevo and apex benchmarks	2017	-0.02033975810882766	13.632259774051949	531774
531904	EDA	tuning coarse-grained reconfigurable architectures towards an application domain	2006	-0.9524334117997608	13.449171212675807	531931
531916	Arch	efficient execution of process networks on a reconfigurable hardware virtual machine	2004	-0.998366827892006	13.118257661468395	531943
531932	HPC	demand look-ahead memory access scheduling for 3d graphics processing units	2013	0.41976852093113226	14.01116447673813	531959
531982	EDA	scalable modeling and optimization of mode transitions based on decoupled power management architecture	2003	-0.5448229427443637	14.677919523922538	532009
532003	EDA	using round-robin tracepoints to debug multithreaded hls circuits on fpgas	2015	-0.8184694911076902	13.038551558603976	532030
532070	EDA	data dependency aware prefetch scheduling for dynamic partial reconfigurable designs	2013	-0.6440613646851113	13.868687311956926	532097
532450	EDA	are logic synthesis tools robust?	2011	-2.984023148073247	11.494318227691153	532477
532576	EDA	data allocation optimization for hybrid scratch pad memory with sram and nonvolatile memory	2013	-0.7867085127724293	15.097902845490069	532603
532581	EDA	an architecture and timing-driven routing algorithm for area-efficient fpgas with time-multiplexed interconnects	2008	-2.5624500773973264	14.96506230091912	532608
532685	Arch	iconn: a communication infrastructure for heterogeneous computing architectures	2015	-1.3565763686046577	14.34898406937844	532712
532751	Embedded	programmable engines for embedded systems: the new challenges	2007	-2.297235829696664	12.825299574365385	532778
532941	EDA	fpga-aware techniques for rapid generation of profitable custom instructions	2013	-1.6724106545973116	12.84384868537477	532968
532956	EDA	rcml: an environment for estimation modeling of reconfigurable computing systems	2012	-2.089735029951074	12.382001780623346	532983
533009	EDA	a real time budgeting method for module-level-pipelined bus based system using bus scenarios	2006	-0.323027788747532	14.97401862693625	533036
533109	HPC	model-based energy-aware data movement optimization in the storage i/o stack	2017	-0.3249629082888581	14.389830336383396	533136
533277	HPC	an approach to optimise the energy efficiency of iterative computation on integrated gpu–cpu systems	2016	-0.03883281762690709	11.31592333864575	533304
533279	EDA	scheduler-based dram energy management	2002	-0.6786679587281667	14.402864901884424	533306
533527	EDA	fpga implementation of variable-precision floating-point arithmetic	2011	-1.3556924497820173	11.630521581284091	533554
533661	HCI	system design for a low cost pa-risc desktop workstation	1991	-1.6971458558951549	12.28282528837236	533688
533667	Arch	power modeling for gpu architectures using mcpat	2014	-0.21079125080747674	12.778640599946725	533694
533735	Arch	trace-based reconfigurable acceleration with data cache and external memory support	2014	-1.003680038924352	13.235297917609575	533762
533997	Arch	ace-gpu: tackling choke point induced performance bottlenecks in a near-threshold computing gpu	2018	-1.6590445919232766	14.988349195445092	534024
534121	EDA	minimization of i/o delay in the architectural synthesis of dsp data flow graphs	2008	-1.9791380009531616	13.510329507337303	534148
534225	Arch	a practical approach for combinatorial fuzzy logic control design	2009	-2.6606947756774284	11.711168340208445	534252
534228	EDA	design of a master device for the multifunction vehicle bus	2007	-2.6162908264928983	12.27570757362132	534255
534557	EDA	simulation-based functional verification of dynamically reconfigurable systems	2014	-2.673685278170957	11.802007518804276	534584
535019	HPC	modeling advanced collective communication algorithms on cell-based systems	2010	0.24082805814493305	13.102603048727731	535046
535079	HPC	design methodology for ip providers	1999	-3.1249673867168153	11.835585694220278	535106
535227	EDA	compass - a novel concept of a reconfigurable platform for automotive system development and test	2005	-2.4699396861225553	11.889681037711036	535254
535279	Arch	suitespecks and suitespots: a methodology for the automatic conversion of benchmarking programs into intrinsically checkpointed assembly code	2009	0.2675240030022513	13.195231411376279	535306
535394	EDA	automatic generation of streaming datapaths for arbitrary fixed permutations	2009	-2.542127396839645	12.744250520727155	535421
535460	Arch	value reuse potential in arm architectures	2016	0.1592713193296196	13.681362757701715	535487
535535	EDA	branch target buffer energy reduction through efficient multiway branch translation techniques	2012	-0.6134112032615512	14.555117489446289	535562
535723	Logic	design and verification of the ibm system z10 i/o subsystem chips	2009	-2.7957765147456803	12.452873752667587	535750
535725	EDA	a transformation-based approach for storage optimization	1995	-1.4296281354519076	12.689120982497013	535752
535946	Embedded	programming models and methods for heterogeneous parallel embedded systems	2016	-1.2902805486446258	12.489814596231444	535973
535957	Arch	real-time ambient occlusion on the playstation3	2012	-0.1667432903643125	11.448814499730801	535984
536138	HPC	exploiting static non-uniform cache architectures for hard real-time computing	2015	-0.2249813757398355	14.599293759269939	536165
536141	Arch	full-system simulation of big.little multicore architecture for performance and energy exploration	2016	-0.35055991838464085	14.090731796929365	536168
536146	EDA	architectural synthesis of multi-simd dataflow accelerators for fpga	2018	-1.9708272845686152	13.066365427394462	536173
536348	Embedded	instruction set architecture extensions for a dynamic task scheduling unit	2012	-0.2634171237445252	13.90794260842096	536375
536402	HPC	study of a multilevel approach to partitioning for parallel logic simulation	2000	-0.6984632865825987	11.723549738135198	536429
536614	Embedded	scenario-aware dataflow: modeling, analysis and implementation of dynamic applications	2011	-1.7674526910568769	12.562909893985353	536641
536697	HPC	fpga implementation of gzip compression and decompression for idc services	2010	-1.2179567470977315	12.32274022211128	536724
536761	Embedded	hardware-software codesign of multimedia embedded systems: the peace	2006	-2.2047371860775664	11.938558785251189	536788
536802	Arch	block processor: a resource-distributed architecture	2013	-1.2015660130081862	13.284220320011615	536829
536821	EDA	communication-efficient hardware acceleration for fast functional simulation	2004	-0.9379617168487764	12.84783723843405	536848
536873	EDA	rapid prototyping for dsp systems with multiprocessors	1991	-2.1849617847627347	11.631936366577971	536900
537073	Arch	fast, accurate and detailed noc simulations	2007	-2.0023508077570082	13.467993533431182	537100
537095	EDA	low-power optimization by smart bit-width allocation in a systemc-based asic design environment	2007	-3.2705901230421714	12.791066325792336	537122
537167	Arch	reducing energy in instruction caches by using multiple line buffers with prediction	2005	-0.6134582617127738	14.886412466731155	537194
537263	Embedded	modeling energy consumption of lock-free queue implementations	2015	0.16538602922948334	13.466978351279767	537290
537374	EDA	bottleneck identification techniques leading to simplified performance models for efficient design space exploration in vlsi memory systems	2010	-0.4351735861526976	13.214027903539147	537401
537751	EDA	implementation of a virtual internal configuration access port (jcap) for enabling partial self-reconfiguration on xilinx spartan iii fpgas	2007	-2.3850946178081127	12.722297763895332	537778
537784	Arch	adoptability and effectiveness of microcode compaction algorithms in superscalar processing	1992	-0.3807854465252794	12.397937489204244	537811
537912	Arch	evaluating techniques for wireless interconnected 3d processor arrays	2013	-1.9313936016502704	13.788630396529019	537939
537940	Metrics	power estimation of dividers implemented in fpgas	2011	-2.8016848594798365	13.270369608193807	537967
538075	EDA	energy-efficient data movement with sparse transition encoding	2015	-0.540633243336016	14.732946306269898	538102
538118	Arch	a study on data allocation of on-chip dual memory banks	2002	-0.7761828892263551	13.221466320560973	538145
538169	EDA	cluster based architecture synthesis minimizing the resources under time constraint	2010	-1.169972285107615	13.846414964187641	538196
538225	Arch	multiple instruction issue and single-chip processors	1988	0.11416617228210503	13.16043587180968	538252
538599	EDA	efficient scratchpad memory management based on multi-thread for mpsoc architecture	2009	-0.8579870627454484	14.068530558210727	538626
538604	EDA	an organization for optical linkages between integrated circuits	1977	-3.2321097925115607	14.085531152645464	538631
538800	EDA	communication synthesis and hw/sw integration for embedded system design	1998	-1.924503489081012	12.465961754138196	538827
539259	Arch	accelerating vector operations by utilizing reconfigurable coprocessor architectures	2007	-1.6910916984832691	12.235029360211024	539286
539412	EDA	application specific network-on-chip design with guaranteed quality approximation algorithms	2007	-2.4593705153252694	14.516594093145356	539439
539419	Arch	a novel hardware-accelerated priority queue for real-time systems	2018	-0.4930888584602798	13.927593203096135	539446
539441	EDA	emulating large designs on small reconfigurable hardware	1998	-2.8284058873566478	12.384425281440494	539468
539443	HPC	can manycores support the memory requirements of scientific applications?	2010	0.13280788826436962	12.630243981587055	539470
539549	Arch	performance analysis of cell broadband engine for high memory bandwidth applications	2007	-0.23504024426681205	12.534764386875331	539576
539557	EDA	reducing access energy of on-chip data memory considering active data bitwidth	2002	-1.5728711184520885	14.056552116375528	539584
539567	EDA	vertically integrated processor and memory module design for vector supercomputers	2013	-2.917170232926727	14.068080038312285	539594
539968	Arch	reconfigurable wireless network-on-chip with a dynamic medium access mechanism	2015	-2.3866477061450966	15.04373328464235	539995
540170	HPC	the effect of temperature on amdahl law in 3d multicore era	2016	-0.5659149089038366	14.030387864190386	540197
540219	PL	autotuning cuda compiler parameters for heterogeneous applications using the opentuner framework	2017	0.02186543710540944	11.449651355582981	540246
540328	EDA	ammc: advanced multi-core memory controller	2014	-0.6061022722724126	13.116107624941149	540355
540411	Arch	circuits for wide-window superscalar processors	2000	-0.3849145015107607	14.296214040036249	540438
540549	Arch	reconfigurable caches and their application to media processing	2000	-0.3166570568278453	14.061617707697888	540576
540624	Arch	design space optimization of embedded memory systems via data remapping	2002	-0.5356582796952043	14.279253843884002	540651
540678	Arch	microprocessor implementation of a parallel processor	1977	-1.95042853170542	11.989885622757855	540705
540746	Embedded	hardware-software codesign of resource-constrained real-time systems	1996	-1.5098995702643028	13.445915049693694	540773
540752	Arch	efficient footprint caching for tagless dram caches	2016	-0.03632228946032246	15.093334908805561	540779
541109	EDA	low power platform for embedded processor lsis	2011	-3.093695567753473	13.442287757271226	541136
541112	EDA	a computer-aided design framework for modeling and simulation of vlsi interconnections and packaging	1994	-2.7954751628544643	11.461372875382802	541139
541220	EDA	a hardware preemptive multitasking mechanism based on scan-path register structure for fpga-based reconfigurable systems	2007	-1.0339047027821726	13.826167910613265	541247
541406	Arch	reconfigurable instruction-level parallel processor architecture	2003	-2.2800365995755656	13.087646566051063	541433
541503	Robotics	system-on-chip implementation of a pv dynamical reconfiguration algorithm	2016	-3.101329312282712	12.027655809719072	541530
541512	PL	optimizing affine control with semantic factorizations	2017	-1.3787715402044485	11.935430800362209	541539
541692	EDA	source-level energy consumption estimation for cloud computing tasks	2018	-0.8990871405295078	14.491529058398676	541719
541923	HPC	leaf: a low-overhead asymmetric frequency controller for noc router interconnects	2017	-2.3648633532906724	15.021658872939375	541950
541929	Arch	just-in-time component-wise power and thermal modeling	2015	-0.9978704872779208	14.679261567954047	541956
541980	Arch	fine-grain compilation for pipelined machines	1988	-0.5075242530482587	12.270077844979218	542007
542164	EDA	a reconfigurable future	2003	-2.922490940590817	12.426545152853505	542191
542276	Arch	a pipelined simulation approach for logic emulation using multi-fpga platforms	2009	-1.1207592679047051	13.993073121209473	542303
542350	Arch	a backtracking instruction scheduler using predicate-based code hoisting to fill delay slots	2007	0.4671987370169989	13.475890770524433	542377
542374	Arch	liquid silicon-monona: a reconfigurable memory-oriented computing fabric with scalable multi-context support	2018	-1.3020670404893362	13.986498535916214	542401
542781	Visualization	a holistic modeling and analysis of optical–electrical interfaces for inter/intra-chip interconnects	2016	-3.3544930424137576	14.044310177257259	542808
542867	HPC	optimization of sparse matrix-vector multiplication with variant csr on gpus	2011	-0.3341540284804139	11.475388976873019	542894
542913	HPC	mapping the lu decomposition on a many-core architecture: challenges and solutions	2009	0.1717252666886527	12.888063036384814	542940
543026	EDA	a methodology for architectural design of multimedia multiprocessor socs	2005	-1.8982247083261727	12.503282343936196	543053
543074	EDA	energy efficient stream-based configurable architecture for embedded platforms	2012	-1.6441710857439598	13.054685082783086	543101
543111	EDA	an efficient and complete approach for throughput-maximal sdf allocation and scheduling on multi-core platforms	2010	-1.903867521686324	11.439178469611392	543138
543123	Arch	hncp-ii: a 16-core 65nm microprocessor asic for image processing algorithms	2014	-1.702365290353452	12.666174927705242	543150
543137	EDA	analysis of a hybrid interconnect architecture for dynamically reconfigurable fpgas	2004	-1.9625972224602928	14.370832284952431	543164
543383	Arch	rapid profiling via stratified sampling	2001	0.4242463373560335	13.975538987547887	543410
543428	Arch	detail design and evaluation of fab cache	2014	-1.2883422650565597	14.031392488506857	543455
543568	EDA	a quantitative analysis of processor-programmable logic interface	1996	-1.3087531596139588	12.379818807518154	543595
543573	Arch	amdahl’s law revisited for single chip systems	2006	0.4351294474142908	12.897658871816402	543600
543676	Arch	implementation of a context-addressed pipeline3 simd architecture - abstract	1976	-0.8332708739764381	12.592803905007148	543703
543824	Arch	a comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies	2008	-0.3263390254477572	14.371989046158204	543851
543856	OS	automated distribution of uml 2.0 designed applications to a configurable multiprocessor platform	2006	-2.259715887918231	12.366858468013925	543883
544025	EDA	edt bandwidth management in soc designs	2012	-2.3691290441134454	13.95573684769342	544052
544031	EDA	prenaut: design space exploration for embedded symmetric multiprocessing with various on-chip architectures	2017	-1.992562937290804	13.333441028785709	544058
544111	Arch	an adaptive framework for developing multimedia software components	1997	-1.910189379774148	12.245264417337983	544138
544276	Embedded	low energy data and concurrency management of highly dynamic real-time multi-media systems	2004	-1.7827158508829868	12.974584539718848	544303
544825	EDA	high level quantitative interconnect estimation for early design space exploration	2008	-1.9867350923469784	12.686807514668047	544852
544910	Embedded	hardware microkernels for heterogeneous manycore systems	2009	-0.14342415297429242	13.402654043615934	544937
544941	EDA	design synthesis for dynamically reconfigurable logic systems	2000	-2.3669901021838493	12.682257429373756	544968
544959	EDA	a framework for iterative stencil algorithm synthesis on fpgas from opencl programming model (abstract only)	2017	-0.4643187405020529	12.553491666574724	544986
545184	Robotics	implementation issues on parallel algorithms using pipeline architectures in visual inspection	1988	-1.452409294626123	11.707686484515152	545211
545226	EDA	a history model for managing the vlsi design process	1990	-2.7254580533952217	11.368782109679	545253
545234	HPC	platform independent data transfer and storage exploration illustrated on parallel cavity detection algorithm	1999	-0.5623770243557364	12.096791794185698	545261
545358	EDA	synthesis and optimization of interfaces between hardware modules with incompatible protocols	2003	-2.7527929326746867	11.569287227298787	545385
545371	Arch	improving performance per watt of non-monotonic multicore processors via bottleneck-based online program phase classification	2016	0.3138666481595453	14.067854826243789	545398
545509	Graphics	design of a programmable vertex processing unit for mobile platforms	2006	-1.241352421710591	11.43315849742025	545536
545558	EDA	component-based methodology for hardware design of a dataflow processing network	2005	-3.1145399456899416	12.886558843512535	545585
545635	EDA	performance analysis of systems with multi-channel communication architectures	2000	-2.124678753069476	13.379372375609208	545662
545637	EDA	acceleration of transistor-level evolution using xilinx zynq platform	2014	-2.8643829524619138	12.650420210432431	545664
545706	EDA	optimized schedule synthesis under real-time constraints for the dynamic segment of flexray	2010	-1.5929696071316817	12.811825216966238	545733
545882	EDA	a novel design and verification framework for low vertical link density 3d network-on-chip based many core embedded systems	2015	-1.6021984108859797	11.659514322964773	545909
545960	EDA	uniprocessor performance enhancement through adaptive clock frequency control	2005	-1.1617980069341949	14.980591518972608	545987
545986	EDA	design and implementation of a java-based mpeg-1 video decoder	1999	-1.5375397188000164	12.221168333048483	546013
546067	EDA	a physical design study of fabscalar-generated superscalar cores	2012	-3.0606469057686563	11.939386868189542	546094
546217	Arch	sage: an automatic analyzing system for a new high-performance soc architecture-processor-in-memory	2004	-0.4722775968481615	13.211356071945865	546244
546655	HPC	a study on optimizing execution time and code size in iterative compilation	2012	-0.2211875720460141	12.214779314911153	546682
546678	Embedded	closed-loop-based self-adaptive hardware/software-embedded systems: design methodology and smart cam case study	2011	-1.7714464930896012	13.348392592840998	546705
546779	EDA	towards automating hardware/software co-design	2004	-2.2079920381705227	11.978519832939524	546806
546853	HPC	the mont-blanc prototype: an alternative approach for hpc systems	2016	-0.5404004534764691	12.948032177433252	546880
546936	Arch	an edram-based approximate register file for gpus	2016	-1.1290601976441976	14.06008155700358	546963
546953	Arch	thread warping: dynamic and transparent synthesis of thread accelerators	2011	-0.6525662233683039	12.904461486838127	546980
547040	EDA	automatic parallelization and accelerator offloading for embedded applications on heterogeneous mpsocs	2016	0.2434581580931909	12.595146014488757	547067
547063	HCI	architectural and organizational tradeoffs in the design of the multititan cpu	1989	-0.3492607582363449	13.643562573907776	547090
547067	HPC	kaist image computing system (kics): a parallel architecture for real-time multimedia data processing	2000	-1.3172753908225168	12.140356057963135	547094
547085	EDA	the smart energy management of multithreaded java applications on multi-core processors	2013	-0.09288250910016016	15.067382377911038	547112
547138	Embedded	energy-aware compiler scheduling for vliw embedded software	2005	-1.039668204049182	14.55577079682569	547165
547190	HPC	applications classification and scheduling on heterogeneous hpc systems using experimental research	2011	-0.16756643919535485	14.167552940297684	547217
547433	Arch	lucas: latency-adaptive unified cluster assignment and instruction scheduling	2013	0.29963197995347585	14.062933828942919	547460
547487	Logic	solutions to ibm power8 verification challenges	2015	-3.14110909352333	12.378294582440805	547514
547652	Arch	verification of microprogrammed computer architectures in the s*-system: a case study	1985	-2.370452197374787	11.623416383568687	547679
547757	EDA	a device-controlled dynamic configuration framework supporting heterogeneous resource management	2005	-1.7965594149689108	12.732419743572589	547784
547775	Arch	guest editor's introduction: application-specific processors	2004	-1.4138603676540868	12.765116116032608	547802
547853	EDA	a multi-processing systems-on-chip native simulation framework for power and thermal-aware design	2011	-2.82875127055427	13.7907451946017	547880
547950	Arch	a survey of power management techniques for phase change memory	2016	-0.6793282838139266	14.63700157866083	547977
547983	EDA	a platform based soc design methodology and its application in image compression	2005	-2.030328331077876	12.409197313941448	548010
548162	HPC	efficient simulation of trace samples on parallel machines	2004	0.4073989680973646	12.97879501109638	548189
548186	Arch	online architectures: a theoretical formulation and experimental prototype	2006	-0.4666900025388739	13.561884541791649	548213
548227	Arch	neda: nop exploitation with dependency awareness for reliable vliw processors	2017	0.0015578776691357484	14.74875359811708	548254
548236	HPC	storage estimation and design space exploration methodologies for the memory management of signal processing applications	2008	-0.3927444642698966	11.733085738759536	548263
548526	Embedded	towards a voltage-controlled computer control and interaction beyond an embedded system	2011	-3.0203385332292707	11.501738407580392	548553
548610	HPC	optimization of raid erasure coding algorithms for intel xeon phi	2016	-0.3923572152251855	12.108555004619088	548637
548695	EDA	customizing controller instruction sets for application-specific architectures	2010	-2.3917942294516186	12.454953921331073	548722
548783	Theory	topic 11: multicore and manycore programming	2012	-0.4036629668469216	12.554513864527552	548810
548790	HPC	mapping floating-point kernels onto high performance reconfigurable computers	2013	-0.7774355739436151	11.993672835589294	548817
548846	Arch	fast architecture evaluation of heterogeneous mpsocs by host-compiled simulation	2012	-0.6544721170900253	13.520600156586509	548873
548908	EDA	reducing the overhead of real-time operating system through reconfigurable hardware	2007	-1.6333083531775483	13.02460283727058	548935
548923	EDA	latency and power optimization in aaa methodology for integrated circuits	2010	-2.5039060121782297	12.947612439224956	548950
548959	EDA	translation of an existing vmm-based systemverilog testbench to ovm	2008	-1.914696379080912	11.612954668620969	548986
549006	Embedded	a light-weight statically scheduled network-on-chip	2012	-2.003167140030913	14.005659362081346	549033
549026	HPC	poster: energy-performance tradeoffs in multilevel checkpoint strategies	2014	-0.16227679929085614	13.989644360284116	549053
549243	Embedded	system-level design method for control systems with hardware-implemented interrupt handler	2015	-2.4363483197261617	12.053236260801704	549270
549564	Arch	profiling with helper threads	2005	0.013591500292709668	14.664091009717716	549591
549572	EDA	automatic generation of communication architectures	2005	-1.851106737007988	12.181561350880097	549599
549666	EDA	system level modeling of dynamic reconfigurable system-on-chip	2015	-2.1992505016966786	12.608331110009592	549693
549700	Arch	dodorg—a self-adaptive organic many-core architecture	2011	-2.4689594235057126	13.374837734991127	549727
549871	Embedded	fixed priority timing analysis of real-time systems with limited parallelism	2004	-0.3588159203998723	12.974789363745787	549898
550067	Arch	cgra express: accelerating execution using dynamic operation fusion	2009	-0.2313506255712749	13.765670385204858	550094
550185	EDA	an automated temporal partitioning and loop fission approach for fpga based reconfigurable synthesis of dsp applications	1999	-1.8231924714178187	12.962200301648238	550212
550290	EDA	task scheduling for context minimization in dynamically reconfigurable platforms	2010	-1.9059285233799896	13.302179998450567	550317
550343	Arch	an integrated, low-power processor for image signal processing	2006	-2.803060244770119	12.33870198251194	550370
550647	EDA	rethinking processor design: parameter correlations	2006	-1.329636182352577	13.205436229331973	550674
550749	PL	cache sensitive code arrangement for virtual machine	2011	0.38138275557764856	13.728294947923795	550776
550783	EDA	system level power analysis for soc architecture exploration	2010	-3.0358067174753947	11.31293483794445	550810
551080	Arch	allocating rotating registers by scheduling	2013	-0.16602838056441804	12.005535503293952	551107
551196	HPC	enabling the next generation of scalable clusters	2010	0.3455499164078487	11.763951822753455	551223
551246	Arch	a new reconfigurable architecture for single cycle context switching	2003	-2.919842832443834	12.851614922725501	551273
551258	HCI	a unified shader based on the opengl es 2.0 for 3d mobile game development	2007	-1.1306710046714263	11.596507787566642	551285
551265	HPC	reducing memory requirements of stream programs by graph transformations	2010	0.3462193472125519	12.546050043609235	551292
551454	HCI	spi: an open interface integrating highly interactive electronic cad tools	1990	-3.0960305254951583	11.474963997266475	551481
551670	Arch	design of new autosar memory stack for diagnostic message	2012	-2.926073757503415	12.357831904118235	551697
551702	Visualization	an efficient implementation of the rainflow counting algorithm for life consumption estimation	2012	-1.0288657817377618	13.713290731907403	551729
551828	EDA	powerantz: distributed power sharing strategy for network on chip	2008	-1.676973811193345	15.034916880786215	551855
552052	Arch	preliminary performance evaluation of application kernels using arm sve with multiple vector lengths	2017	-0.7722496247388159	12.497900865440414	552079
552079	EDA	gpu-accelerated high-level synthesis for bitwidth optimization of fpga datapaths	2016	-1.6429224796094628	12.74818195578029	552106
552110	EDA	circuit switched run-time adaptive network-on-chip for image processing applications	2007	-2.332123649709768	13.433018916459725	552137
552421	Arch	génération dynamique de code pour l'optimisation énergétique. (online auto-tuning for performance and energy through micro-architecture dependent code generation)	2015	0.3847580069842653	12.297387209035824	552448
552555	EDA	optical interconnect for high-end computer systems	2010	-3.3083211678985847	13.914151386804294	552582
552633	Embedded	signal processing with teams of embedded workhorse processors	2006	-2.4313810912838614	12.674535691986272	552660
552636	EDA	modular construction of model partitioning processes for parallel logic simulation	2001	-2.205766351423795	11.349075968491585	552663
552838	HPC	row-buffer hit harvesting in orchestrated last-level cache and dram scheduling for heterogeneous multicore systems	2018	0.4930374115216747	14.725547541719635	552865
552887	EDA	automated synthesis of pipelined designs on fpgas for signal and image processing applications described in matlab	2001	-2.011345589934687	11.769419513826554	552914
552959	HPC	scheduling programs with conditional branches for look-ahead dynamically reconfigurable systems	2006	-0.5298875514981874	13.034336833124554	552986
553179	DB	a study on the influence of caching: sequences of dense linear algebra kernels	2014	0.07019890178523189	11.444814270058934	553206
553310	Arch	an enhancement for a scheduling logic pipelined over two cycles	2006	0.41830377542956143	14.028425272429038	553337
553533	EDA	variable precision multipliers for fpga-based reconfigurable computing systems	2003	-2.346110762569474	12.740652862673926	553560
553581	Embedded	implementation of stack data placement and run time management using a scratch-pad memory for energy consumption reduction of embedded applications	2011	-0.6407560785190821	13.945808536963535	553608
553589	Arch	reactive-associative caches	2001	0.3325019541491921	14.524647564300661	553616
553639	SE	a set of benchmarks fo modular testing of socs	2002	-2.8580307338956854	11.49415000735976	553666
553796	EDA	novel design methods and a tool flow for unleashing dynamic reconfiguration	2012	-1.6197052889653876	12.671316941515085	553823
553818	EDA	a bdd-based frontend for retargetable compilers	1995	-2.7076275747132965	11.351556729978546	553845
553865	EDA	vhdl-based simulation environment for proteo noc	2002	-2.58984442668247	12.921280118518045	553892
553887	Embedded	dynamic repartitioning of real-time schedule on a multicore processor for energy efficiency	2006	-0.1763356045899704	14.93826236548482	553914
553964	Embedded	predicate-aware, makespan-preserving software pipelining of scheduling tables	2014	0.1696809850010307	12.728071852280722	553991
554220	Arch	levo - a scalable processor with high ipc	2003	-0.6797726599971936	14.63124320529253	554247
554228	EDA	testing high-speed, large scale implementation of serdes i/os on chips used in throughput computing systems	2005	-3.3056437534301035	13.710070253817525	554255
554273	PL	inductive synthesis of functional programs by u. schmid, springer verlag, 2003, 420pp, isbn 3540401741	2007	0.33891583454878405	11.513030710854776	554300
554529	EDA	a design methodology for the conceptual design of application specific digital processors in mechatronic systems	1994	-2.3533540302816376	11.770974967157194	554556
554652	EDA	a dynamic reconfigurable cpld architecture for structured asic technology	2011	-3.2989325215917615	12.88320921115046	554679
554794	EDA	fault adaptive routing in metasurface controller networks	2018	-2.5049406938007968	15.047591857138356	554821
554960	Arch	simultaneous multi-processor cores for efficient embedded applications	2018	-0.3616850294721991	13.92431654857609	554987
555123	HPC	profiling and mapping of parallel workloads on network processors	2005	-0.254178787297653	14.08432009512856	555150
555214	Arch	microprocessor memory management units	1990	-0.8935561782999856	11.853976698676586	555241
555252	Arch	per-thread cycle accounting in multicore processors	2013	0.2449902751483185	14.632133276572446	555279
555277	EDA	fabrics on die: where function, debug and test meet	2015	-3.074337826182397	12.812209635295872	555304
555278	Embedded	high performance service-time-stamp computation for wfq ip packet scheduling	2006	-2.1775059387382614	15.025398381833224	555305
555444	EDA	relating application memory activity to processor power	2013	0.15112697251471716	14.40110821913923	555471
555467	Arch	an asynchronous sdm network-on-chip tolerating permanent faults	2014	-2.9845559225195584	15.055070124158284	555494
555475	EDA	towards application-specific architecture platforms: embedded systems design automation technologies	2000	-3.115877247778502	12.307944359141858	555502
555480	Arch	disbursed control computer architecture	1999	-2.8791002501800222	12.358459771192805	555507
555590	Arch	an adaptive multimicroprocessor array computing structure for radar signal processing applications	1979	-2.1767811371105314	11.461862448010493	555617
555659	EDA	towards 100g packet processing: challenges and technologies	2009	-2.9378396564286637	13.847436288072206	555686
555952	Arch	a system exploration platform for network-on-chip	2010	-2.139536409901134	13.371871818768193	555979
556606	EDA	efficient high level synthesis exploration methodology combining exhaustive and gradient-based pruned searching	2010	-2.2158911404114754	12.7933471424199	556633
556665	DB	power-aware dense linear algebra implementations on multi-core and many-core processors	2011	-0.16481351129141725	12.409420086709853	556692
556698	Metrics	an overview of chip multi-processors simulators technology	2014	-1.3480727253896354	12.273211592549933	556725
556838	EDA	optimizing high-level synthesis for self-checking arithmetic circuits	1996	-2.9016737502199392	12.485617553612062	556865
556865	EDA	meeting the embedded design needs of automotive applications [risc instruction set architecture]	2005	-2.598879290457921	12.355841833962133	556892
556893	Arch	field programmable gate array-based acceleration of shortest-path computation	2011	-1.3949792184500067	11.890596698489896	556920
556931	Arch	challenges for the parallelization of loosely timed systemc programs	2015	-0.7836908720843522	12.29129077240737	556958
557105	EDA	selective flexibility: creating domain-specific reconfigurable arrays	2013	-1.4321282619728062	12.827935666538858	557132
557183	Arch	revisiting level-0 caches in embedded processors	2012	-0.3033828409645449	14.599206037603222	557210
557233	HPC	development process for clusters on a reconfigurable chip	2012	-2.006223307352005	12.52759015622129	557260
557303	Embedded	static scheduling of synchronous data flow programs for digital signal processing	1987	0.3662708933778233	12.783437263882735	557330
557417	HPC	on the efficient implementation of reductions on the cell broadband engine	2010	-0.3961208872929455	11.510602678959826	557444
557957	EDA	custom instruction generation with high-level synthesis	2008	-1.580611526396189	12.540026478196369	557984
558061	Arch	the aadl/s* approach to firmware design verification	1986	-2.4973159818083164	11.647054722496769	558088
558159	Embedded	epc: a power instrumentation controller for embedded applications	2012	-1.1210837443474508	14.690822967780175	558186
558249	Logic	architectural verification of advanced storage controllers	1996	-2.781005004363336	11.852306249094319	558276
558270	HPC	epuma: a unique memory access based parallel dsp processor for sdr and cr	2013	-0.5400702204461624	13.003308583945428	558297
558335	Arch	an energy-efficient heterogeneous dual-core processor for internet of things	2015	-2.484168671399225	14.722867813349591	558362
558371	Arch	coresymphony: an efficient reconfigurable multi-core architecture	2011	-0.7991127677626192	13.31968524269368	558398
558506	Embedded	a design patterns-based middleware for multiprocessor systems-on-chip	2018	-0.4125916868473265	12.987794805825573	558533
558640	HPC	carol-fi: an efficient fault-injection tool for vulnerability evaluation of modern hpc parallel accelerators	2017	-2.596764773538027	14.050887981258054	558667
558677	EDA	on the potentials of segment-based routing for nocs	2008	-2.36798332514923	14.992196195145604	558704
558692	EDA	book reviews: noc, noc ... who's there?	2006	-3.2471417213959355	13.14280544966317	558719
558733	EDA	the heartbeat model: a platform abstraction enabling fast prototyping of real-time applications on noc-based mpsoc on fpga	2013	-2.1012733935696	12.337546554127847	558760
558867	EDA	hybrid code description for developing fast and resource efficient image processing architectures	2016	-1.7976167591633652	12.824563041304815	558894
558924	Arch	la-xyz: low latency, high throughput look-ahead routing algorithm for 3d network-on-chip (3d-noc) architecture	2012	-1.9608874112329344	14.958020178771296	558951
559238	EDA	cmost: a system-level fpga compilation framework	2015	-0.3413400465430797	12.452367807091484	559265
559333	Arch	a runtime controller for opencl applications on heterogeneous system architectures	2016	-0.8115547609371963	13.459658171189375	559360
559644	Arch	adaptive interpretation as a means of exploiting complex instruction sets	1983	-0.4906459272423041	12.11638491952031	559671
559674	Embedded	generative software-based memory error detection and correction for operating system data structures	2013	-3.145731702386557	13.357252625345435	559701
559698	EDA	extended control flow graph based performance optimization using scratch-pad memory	2005	0.1507328745731723	13.781714335124118	559725
559857	Arch	co-locating and concurrent fine-tuning mapreduce applications on microservers for energy efficiency	2017	0.2053300965155608	14.304167235476168	559884
559877	HPC	performance evaluation of blas on the trident processor	2005	-0.3579356572004004	12.38457067497936	559904
559982	HPC	a simulation framework for rapid analysis of reconfigurable computing systems	2010	0.2450808310095188	12.298601259171555	560009
559986	EDA	fault-tolerant 3-d network-on-chip design using dynamic link sharing	2016	-2.723753534502539	14.992582588837815	560013
560015	EDA	design exploration of a video pre-processor for an fpga based soc	2006	-1.7780137466673316	12.457801070563338	560042
560263	Arch	retrospective: impact: an architectural framework for multiple-instruction issue	1998	-0.7587620948542689	11.832295893762348	560290
560410	HPC	an integrated, programming model-driven framework for noc-qos support in cluster-based embedded many-cores	2013	-0.1312446334425437	13.050722498301205	560437
560657	HPC	3d on-chip memory for the vector architecture	2009	-0.8202610421752771	13.839366697488995	560684
560846	PL	the instruction-set extension problem: a survey	2011	-1.3981548001092925	12.497904488082296	560873
560860	Arch	application specific low leakage data cache for embedded processors	2013	-0.7421342999176083	15.030976905622284	560887
560904	EDA	a task graph approach for efficient exploitation of reconfiguration in dynamically reconfigurable systems	2006	-0.6764315556725745	14.345037894247866	560931
561075	EDA	c-based behavioral synthesis and verification analysis on industrial design examples	2004	-2.8808845283834685	11.724316210804524	561102
561151	HPC	design space exploration in application-specific hardware synthesis for multiple communicating nested loops	2012	-0.7473367102575622	13.24573216615406	561178
561279	Arch	exascale design space exploration and co-design	2014	-0.3240183282542625	12.684963459547665	561306
561308	EDA	a methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations	2014	-1.232261457714071	14.070149117703071	561335
561425	EDA	an evolutionary algorithm for the allocation problem in high-level synthesis	2005	-2.2602120871426967	12.721905739942164	561452
561545	HPC	challenges for high-performance networking for exascale computing	2010	0.44597157675442173	12.149038084441138	561572
561650	Arch	temperature variation characterization and thermal management of multicore architectures	2009	-1.5381175092207315	14.984853977260585	561677
561666	Arch	knocemu: high speed fpga emulator for kilo-node scale nocs	2014	-1.9982832008394489	14.364564036054436	561693
561749	HPC	accurate cross-architecture performance modeling for sparse matrix-vector multiplication (spmv) on gpus	2015	0.10612318462835793	11.572541798693788	561776
561789	EDA	parameterizable ethernet network-on-chip architecture on fpga	2015	-2.441817928615484	14.183500845245318	561816
561807	EDA	a joint communication and application simulator for noc-based custom socs: ldpc and turbo codes parallel decoding case study	2013	-2.4448173780425413	13.317783867368135	561834
561853	Embedded	compiling java for low-end embedded systems	2003	-0.06702554516145104	12.661328882109268	561880
561862	EDA	a toolset for the analysis and optimization of motion estimation algorithms and processors	2009	-1.8112748643029	12.534898224842452	561889
561873	Vision	generating asips with reduced number of connections to the register-file	2015	-1.5191829028017798	13.133127089309776	561900
561953	SE	verification strategy determination using dependence analysis of transaction-level models	2004	-3.213694060386397	11.348144319717386	561980
562073	EDA	automatic synthesis of efficient intrusion detection systems on fpgas	2004	-1.9542796305936625	13.383638297273345	562100
562278	HPC	evaluating single board computer clusters for cyber operations	2016	0.3158719292607488	11.308105100972345	562305
562306	EDA	a reconfigurable memory architecture for system integration of coarse-grained reconfigurable arrays	2017	-1.3051363374292102	13.35516081655863	562333
562525	HPC	effective use of large high-bandwidth memory caches in hpc stencil computation via temporal wave-front tiling	2016	0.26198320057441354	12.449209536516953	562552
562526	Arch	architecture technique trade-offs using mean memory delay time	1996	-0.9027167281037528	14.266207182482002	562553
562552	HPC	re-evaluating network onload vs. offload for the many-core era	2015	-0.13291185819536575	13.95746386314163	562579
562651	EDA	integrated kernel partitioning and scheduling for coarse-grained reconfigurable arrays	2012	-1.116619743535477	13.014769519112225	562678
562934	Vision	the performance advantage of applying compression to the memory system	2002	-0.4171118362155207	13.735282855513699	562961
563002	EDA	lava: model-driven development of configurable mpsoc hardware structures for robots	2011	-1.5723375798385073	11.954814660173533	563029
563007	EDA	high-level synthesis for hardware/software co-design of distributed smart camera systems	2017	-1.8649022010557408	12.827461217537255	563034
563073	Embedded	mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources	2015	0.316292627995428	14.893911630767427	563100
563104	HPC	pss: a novel statement scheduling mechanism for a high-performance soc architecture	2004	-0.5974708495113216	13.403038206524705	563131
563172	Arch	implementation and evaluation of the complex streamed instruction set	2001	-0.1365867797889108	13.52718607594766	563199
563294	Arch	performance of the harris rtx 2000 stack architecture versus the sun 4 sparc and the sun 3 m68020 architectures	1992	0.5038965359232801	12.68502696377691	563321
563343	EDA	ramp gold: an fpga-based architecture simulator for multiprocessors	2010	-0.7964993269904649	12.720611630947573	563370
563354	Arch	rumba: an online quality management system for approximate computing	2015	-0.6668192194061371	14.734842151389884	563381
563383	EDA	reconfigurable framework for high-bandwidth stream-oriented data processing	2012	-1.7933052442553328	12.67615489463185	563410
563529	EDA	architecting reliable multi-core network-on-chip for small scale processing technology	2010	-2.8734614319451155	14.846469929882085	563556
563718	HPC	minimizing register requirements of a modulo schedule via optimum stage scheduling	1996	-0.5033276835746372	12.105297717185154	563745
563983	HPC	fast burrows wheeler compression using all-cores	2015	-0.2139510961349714	11.735153110884696	564010
563994	HPC	hpc node performance and energy modeling with the co-location of applications	2016	0.17683080385518607	14.64950650556519	564021
564110	EDA	oapm: fine-grained operand-aware power management with fast reaction time	2014	-1.0416342130835556	14.904328167122307	564137
564153	Arch	barrierpoint: sampled simulation of multi-threaded applications	2014	0.4911794852676389	13.338877507884051	564180
564346	HPC	a cost-effective architecture for vectorizable numerical and multimedia applications	2001	-0.09737699827505862	13.862862564519085	564373
564347	Embedded	control flow analysis for embedded multi-core hybrid systems	2018	-2.268975341432668	12.180472898198873	564374
564395	PL	a multilevel introspective dynamic optimization system for holistic power-aware computing	2005	-0.9294492007524372	13.974643983880991	564422
564497	EDA	a generic methodology to derive empirical power consumption prediction models for multi-core processors	2013	-0.7183540072900789	14.14246494246092	564524
564543	EDA	finite state machine optimization in fpgas	2012	-3.1887580064562053	12.710974070238805	564570
564547	EDA	automatically exploiting regularity in applications to reduce reconfiguration memory requirements	2012	-2.408438503692408	12.996882849324994	564574
564579	EDA	online hardware task scheduling and placement algorithm on partially reconfigurable devices	2008	-0.3130761779975053	14.979136428056707	564606
564708	HPC	performance evaluation and energy efficiency of high-density hpc platforms based on intel, amd and arm processors	2013	-0.31832698512159124	13.283416796515672	564735
565073	EDA	codef: a system level design space exploration tool	2001	-2.517836747308737	11.454635863911063	565100
565178	EDA	implementation of 8b/10b encoder-decoder for gigabit ethernet frame	2014	-2.412470634571044	13.812552158229067	565205
565407	EDA	a method of serial data clock domain crossing transmission in geophysical instruments	2015	-2.6886939686989657	11.528877972876339	565434
565446	Arch	looking briefly back, and then forward...	2006	-2.8324645690823305	13.149899598242007	565473
565533	Arch	an advanced-architectur cmos/sos microprocessor	1982	-2.0513395236632777	11.691656847858408	565560
565901	Arch	interface design techniques for single-chip systems	2003	0.4112877027878252	15.119542313158064	565928
565954	Visualization	code compression with split echo instructions	2009	-1.2592284186124358	13.201113621382884	565981
565959	EDA	efficient host-independent coprocessor architecture for speech coding algorithms	2005	-2.5075709939445163	12.591494105862305	565986
565986	EDA	exploiting new interconnect technologies in on-chip communication	2012	-2.75084130757836	14.569043727508605	566013
566194	EDA	design verification of a vlsi vax microcomputer	1984	-3.355608172771036	11.351444858021578	566221
566467	EDA	a uniform optimization technique for offset assignment problems	1998	-1.9445651771520072	11.623278558081285	566494
566511	ML	optimizing the peak-performance of vector units with dynamically allocatable vector registers	1988	0.2412490294364863	13.896295413380175	566538
566639	EDA	embedded multicore systems: design challenges and opportunities	2011	-0.4764855930960154	13.467660374668169	566666
566684	EDA	a hardware-assisted translation cache for dynamic binary translation in embedded systems	2018	-0.2022100620264904	12.624876037121695	566711
566768	Arch	grip: graphics reduced instruction processor	1991	-1.5733947495074143	11.529915336462127	566795
566813	EDA	performance-driven board-level routing for fpga-based logic emulation (abstract)	1998	-2.6698340248741665	14.724281413999668	566840
566819	EDA	run-time support for heterogeneous multitasking on reconfigurable socs	2004	-1.4172772521358368	13.456596686469762	566846
566910	EDA	case for fast fpga compilation using partial reconfiguration	2018	-2.1597732860477783	12.469189897861677	566937
566938	HPC	artnoc - a novel multi-functional router architecture for organic computing	2007	-2.5564579488053667	14.117084455206516	566965
566997	HPC	wireless fault-tolerant distributed architecture for satellite platform computing	2012	-2.709000660964417	13.622019322149649	567024
567045	Arch	instruction scheduling for a clustered vliw processor with a word-interleaved cache	2006	0.3499094835382526	14.382870623066516	567072
567058	EDA	a perpetuum mobile 32bit cpu on 65nm sotb cmos technology with reverse-body-bias assisted sleep mode	2014	-2.802416612524439	13.678246382001753	567085
567458	Arch	a high-performance microarchitecture with hardware-programmable functional units	1994	-1.1667643542096384	12.622454534483971	567485
567600	HPC	the argus prototype: aggregate use of load modules as a high-density supercomputer	2006	0.04248792247362517	11.72800683145472	567627
567641	EDA	an automated framework for power-critical code region detection and power peak optimization of embedded software	2010	-1.893439383393921	13.799762220287047	567668
567665	Arch	further pipelining and multithreading to improve risc processor speed. a proposed architecture and simulation results	1995	-0.13142189179782507	13.363484051797887	567692
567720	HPC	hhma: a hierarchical hybrid memory architecture sharing multi-port memory	2008	0.4965816082198632	13.287766722001676	567747
567851	EDA	product-term-based synthesizable embedded programmable logic cores	2006	-3.3357326512432683	12.760946177248714	567878
567895	Arch	an 88-way multiprocessor within an fpga with customizable instructions	2004	-1.4887353014997342	12.333484639981101	567922
567904	EDA	transition aware scheduling: increasing continuous idle-periods in resource units	2005	-0.9176890404148312	14.844108416831233	567931
567929	Arch	on-chip parallel and network-based systems	2015	-3.2463468609675568	13.21662518825874	567956
567966	Arch	transcom: transforming stream communication for load balance and efficiency in networks-on-chip	2011	-0.2599994034211669	14.036461471366005	567993
568077	EDA	hardware specialization of machine-learning kernels: possibilities for applications and possibilities for the platform design space (invited)	2013	-1.5542661777918232	12.767228867099385	568104
568083	HPC	algebraic techniques in the memory size computation of multimedia processing applications	2004	-1.2527849641328732	12.597866700961536	568110
568258	Embedded	low-power low-latency data allocation for hybrid scratch-pad memory	2014	-0.40744497125372864	14.349946661929607	568285
568335	Arch	dual processor performance characterization for xml application-oriented networking	2007	-0.036450799883895685	13.58838923459608	568362
568515	EDA	the design methodology and implementation of a first-generation cell processor: a multi-core soc	2005	-2.058542399608416	12.9844209908831	568542
568749	EDA	panel: design challenges for next-generation multimedia, game and entertainment platforms	2006	-3.2200004484451554	13.167362370536376	568776
568771	HPC	task-flow architecture for wsi parallel processing	1992	-1.1727277345152145	12.44788714643143	568798
568929	Arch	improving 64-bit java ipf performance by compressing heap references	2004	0.10422656788076763	13.28499339135855	568956
568983	EDA	model partitioning and the performance of distributed timewarp simulation of logic circuits	1997	-1.377364967669518	11.633406251574607	569010
569184	EDA	a framework for evaluating design tradeoffs in packet processing architectures	2002	-1.754060378929452	13.374424363469446	569211
569338	Arch	mtac - a multithreaded vliw architecture for pram simulation	1997	0.3941539871787351	13.347331905342056	569365
569448	Arch	configuration steering for a reconfigurable superscalar processor	2005	-1.035895996158897	13.440106467426961	569475
569452	HPC	empirical evaluation of data transformations for network infrastructure applications	2010	-1.6131131708574455	14.694774644083498	569479
569473	EDA	analysis and characterization of inherent application resilience for approximate computing	2013	-0.3877891073860102	13.25249747837657	569500
569481	EDA	how you can learn to stop worrying and love reconfigurable embedded systems: a tutorial	2013	-1.810408369990426	11.95827093846515	569508
569636	Arch	design tradeoffs to support the c programming language in the crisp microprocessor	1987	-2.0646865917187927	12.198638086575706	569663
569812	EDA	nonvolatile memory allocation and hierarchy optimization for high-level synthesis	2015	-1.2989457130940465	14.885614993681132	569839
569997	Arch	instruction offloading with hmc 2.0 standard: a case study for graph traversals	2015	-0.13705377535576108	13.225007865397766	570024
570023	HPC	multi-objective optimization of cmt-bone on hybrid processors	2016	-0.29454664119303803	12.932578333004495	570050
570102	AI	ptah: introduction to a new parallel architecture for highly numeric processing	1992	-0.3970738186922893	12.141769646110776	570129
570220	HPC	montesim: a monte carlo performance model for in-order microachitectures	2005	0.19544529127064308	13.163863995052912	570247
570380	EDA	computing framework for dynamic integration of reconfigurable resources in a cloud	2015	0.1506808785804864	13.208542009226036	570407
570449	EDA	on the potential of noc virtualization for multicore chips	2008	-2.3369248896506174	14.571310890903606	570476
570537	EDA	module selection for pipelined synthesis	1988	-3.1108887656024065	12.248805194062395	570564
570547	EDA	a telecom baseband circuit based on an asynchronous network-on-chip	2007	-3.2273351614740564	13.75630725542248	570574
570608	EDA	accgen: an automatic archc compiler generator	2012	-2.384466661351138	11.926605263238153	570635
570701	EDA	a study on the impact of compiler optimizations on high-level synthesis	2012	-2.6541313290427233	11.903669798147336	570728
571172	Arch	instruction-level parallel processing: history, overview, and perspective	1993	0.28952820451676503	11.819472989202815	571199
571238	Arch	reducing branch predictor leakage energy by exploiting loops	2007	-0.8853994296205752	14.838267346602631	571265
571276	EDA	an effective reconfiguration process for fault-tolerant vlsi/wsi array processors	1994	-3.1657890922848595	14.498010699765626	571303
571284	EDA	high-level synthesis under fixed-point accuracy constraint	2012	-2.056151317331889	12.334561692062756	571311
571599	Arch	software thermal management of dram memory for multicore systems	2008	-0.3577458046962865	14.744609214588746	571626
571759	Arch	physical performance limits for shared buffer atm switches	1997	-2.7748709341763145	14.607508108454507	571786
571777	HPC	on the portability of the opencl dwarfs on fixed and reconfigurable parallel platforms	2013	-0.28076642775198424	12.617734596104805	571804
571870	Arch	hardware realization of an fpga processor — operating system call offload and experiences	2014	-0.9106446809891364	12.223316671822092	571897
571936	Arch	hardware support for csp on a java chip multiprocessor	2013	-0.8817008103272148	12.963905107098196	571963
572123	Arch	designing multi-socket systems using silicon photonics	2009	-2.4765160892194937	14.663742902816924	572150
572157	EDA	h. 264 hdtv decoder using application-specific networks-on-chip	2005	-2.4320399993506423	14.896189775479181	572184
572301	EDA	power optimized programmable embedded controller	2010	-3.3035679581499475	13.484753295983493	572328
572401	Arch	i-cache configurability for temperature reduction through replicated cache partitioning	2010	-1.5940815605275942	14.983160828198907	572428
572458	EDA	design and evaluation of a parameterizable noc router for fpgas (abstract only)	2010	-2.3475227645617576	14.983465173147142	572485
572493	EDA	bitstream relocation with local clock domains for partially reconfigurable fpgas	2009	-2.479191291003548	13.7433832804745	572520
572691	EDA	behavior and communication co-optimization for systems with sequential communication media	2006	-1.8293053927978018	12.863807180531747	572718
572727	EDA	compiled multithreaded data paths on fpgas for dynamic workloads	2013	-0.19472204734848134	12.64574798463444	572754
572786	Arch	scaling power and performance viaprocessor composability	2014	-1.02284032060893	14.889029029248242	572813
572887	Arch	area and power savings via buffer reorganization in asymmetric 3d-nocs for heterogeneous 3d-socs	2015	-2.2199625381572528	14.948267052951568	572914
572945	Arch	efficient architectural design of high performance microprocessors	2004	-0.6454572662716896	12.924995599043125	572972
572947	EDA	energy optimization of application-specific instruction-set processors by using hardware accelerators in semicustom ics technology	2012	-2.2723429620246933	13.609573141195352	572974
572984	Arch	the design of the m3s: a multiported shared-memory multiprocessor	1992	-1.1686813637447118	12.074081373834579	573011
573053	EDA	a high-level analytical model for application specific cmp design exploration	2011	-1.3779413245170224	13.98196850929764	573080
573056	EDA	advanced partial run-time reconfiguration on spartan-6 fpgas	2010	-1.983319546341501	12.33945888531311	573083
573392	Embedded	a high performance modular embedded rom architecture	1995	-3.2005653989620235	12.502931173259654	573419
573503	EDA	a complete multi-processor system-on-chip fpga-based emulation framework	2006	-1.8369641453564345	12.972928944192965	573530
573640	HPC	offloading collective operations to programmable logic on a zynq cluster	2016	0.4817770980263932	12.729551696406238	573667
573723	SE	evaluation of delays induced by foundation fieldbus h1 networks	2009	-2.3266358413236508	11.462002852087377	573750
573782	Arch	hardware thread reordering to boost opencl throughput on fpgas	2016	0.34190372832062377	13.676253984809597	573809
573972	Arch	automating elimination of idle functions by run-time reconfiguration	2013	-1.1688109266038236	13.108273858865124	573999
574001	Arch	a simulation of cache sub-banking and block buffering as power reduction techniques for multiprocessor cache design	2010	-0.16088730137402055	14.32083802723099	574028
574034	EDA	execution objects for dynamically reconfigurable fpga systems	2006	-2.0035443712727905	13.48811604418338	574061
574310	EDA	efficient integration of coprocessor in leon3 processor pipeline for system-on-chip design	2017	-2.0853253053175993	13.076292883409517	574337
574347	HPC	profiling-based l1 data cache bypassing to improve gpu performance and energy efficiency	2015	0.27744796806960115	14.286007728835266	574374
574470	HPC	scalable mapping of streaming applications onto mpsocs using optimistic mixed integer linear programming	2018	-0.9093585478005872	13.966215443854045	574497
574532	Arch	tejas: a java based versatile micro-architectural simulator	2015	-0.23909290549620846	12.733132435982098	574559
574566	Arch	decisive aspects in the evolution of microprocessors	2004	-0.13232916275598786	12.071055821319444	574593
574603	Arch	register allocation with instruction scheduling: a new approach	1993	-0.2635206692932767	12.010067393810726	574630
574611	EDA	fast estimation of software energy consumption using ipi(inter-prefetch interval) energy model	2007	-1.8906040671605784	13.751791654492493	574638
574636	Arch	moped: accelerating data communication on future cmps	2011	-0.2617417424685683	13.796726092477035	574663
574702	HPC	performance and power-aware classification for frequency scaling of gpgpu applications	2016	0.4404984384852059	14.078144234227128	574729
574815	EDA	polydyn—object-oriented modelling and synthesis targeting dynamically reconfigurable fpgas	2010	-2.394556183066777	12.08632824586606	574842
574919	EDA	undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip	2007	-2.0296284803351683	14.446338723743803	574946
575046	EDA	a fast ip-core integration methodology for soc design	2003	-2.7815925415201876	12.030627868372484	575073
575139	HPC	a new memory module for memory intensive applications	2004	-0.1279909145868142	11.502059090940467	575166
575147	EDA	customisable epic processor: architecture and tools	2004	-1.6259913965975563	12.701073511199224	575174
575231	EDA	an embedded sw design exploration approach based on uml estimation tools	2005	-1.944285580072164	12.365401240059734	575258
575322	EDA	a comprehensive framework for synthesizing stencil algorithms on fpgas using opencl model	2017	-0.4541512346114681	12.532636926614233	575349
575480	EDA	performance modeling for early analysis of multi-core systems	2007	-2.7040407913172517	14.005942613613984	575507
575520	Embedded	temperature-aware data allocation for embedded systems with cache and scratchpad memory	2015	-0.7370310103625168	15.084128722708256	575547
575548	EDA	nautilus: fast automated ip design space search using guided genetic algorithms	2015	-3.1288305633857996	11.39953340507091	575575
575845	EDA	a code-generator generator for multi-output instructions	2007	-2.066424638190347	12.473306167153414	575872
575940	EDA	run-time scheduling for multimedia applications on dynamically reconfigurable systems	2003	-1.1072048682932498	14.237189528604866	575967
576045	EDA	embedded test for a new memory-card architecture	2004	-2.5366843605730067	11.526711746325624	576072
576119	EDA	computer generation of high throughput and memory efficient sorting designs on fpga	2017	-0.8643700435671514	12.279235373480306	576146
576143	EDA	automatic control flow generation for openvx graphs	2017	-0.633638822771188	12.18816915188892	576170
576401	HPC	exploiting decoupled opencl work-items with data dependencies on fpgas: a case study	2017	-0.14256972094539827	12.76955801752691	576428
576406	EDA	the role of model-level transactors and uml in functional prototyping of systems-on-chip: a software-radio application	2005	-2.1331578812967558	11.740539379443298	576433
576420	Arch	onac: optimal number of active cores detector for energy efficient gpu computing	2016	-0.4716142414218194	14.696023242748845	576447
576430	EDA	complexity and low power issues for on-chip interconnections in mpsoc system level design	2006	-3.1043051815097384	13.215672592830938	576457
576436	Arch	closely coupled asynchronous hierarchical and parallel processing in an open architecture	1985	-1.45928820228843	11.58588315829878	576463
576470	HPC	analyzing and mitigating the impact of manufacturing variability in power-constrained supercomputing	2015	-0.7349653294687043	14.520344208033464	576497
576597	EDA	cacti-io: cacti with off-chip power-area-timing models	2015	-2.5203168461421783	14.388302980321278	576624
576747	EDA	run-time mapping of applications on fpga-based reconfigurable systems	2010	-1.9996682306036575	13.060097052200565	576774
576872	EDA	abstract system-level models for early performance and power exploration	2012	-1.8621321430218756	12.531681903121875	576899
576953	DB	an adaptive cache replacement policy based on fine-grain reusability monitor	2018	-0.16301643188660406	12.143107167984901	576980
577020	Arch	transaction analysis of multiprocessor based platform with bus matrix	2005	0.005809830837461599	11.979347337472095	577047
577061	Arch	studying thermal management for graphics-processor architectures	2005	-1.1159269421534321	13.25102300205023	577088
577196	Arch	convergent compilation applied to loop unrolling	2007	0.4286235253191712	13.44195006001848	577223
577205	EDA	exploiting off-chip memory access modes in high-level synthesis	1997	-0.5529272146928093	13.509770110444755	577232
577387	Arch	metropolitan road traffic simulation on fpgas	2005	-0.07005575572872977	12.430802377263193	577414
577413	HPC	a dynamic dual fixed-point arithmetic architecture for fpgas	2011	-2.091389942974045	11.880895462214015	577440
577541	HPC	guest editors' introduction—special issue on fpgas: applications and designs	2004	-2.3986623051682936	12.922407536862812	577568
577585	Arch	basic issues in microprocessor architecture	1999	-1.4176563287180342	13.1716562541684	577612
577651	EDA	session 14 - advanced socs - techniques and applications	2008	-3.0107820653394173	12.129091340044324	577678
577857	EDA	comparative analysis of gals clocking schemes	2007	-3.360660254099745	13.22654495044503	577884
577990	Robotics	an energy-aware whole-system dynamic emulator - skyeye	2006	-0.5026843032776583	14.619739050816381	578017
578080	Visualization	simulation libraries for system-level design	1995	-2.51990828714171	11.862480011565804	578107
578105	Arch	design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems	2005	-2.1127147989627617	13.160093208269082	578132
578246	Embedded	fault injection and fault handling: an mpsoc demonstrator using ieee p1687	2014	-3.1058697030026203	13.145816962620742	578273
578729	EDA	cycle count accurate memory modeling in system level design	2009	-2.3152788674539777	12.784161406776375	578756
578754	EDA	a programmable adaptive router for a gals parallel system	2009	-1.8657098274068524	14.910745061219856	578781
578848	EDA	pid controlled thermal management in photonic network-on-chip	2015	-2.765873501246088	15.00942128864685	578875
578855	EDA	tile size selection for optimized memory reuse in high-level synthesis	2017	-0.7947793695475266	12.908283817179393	578882
578975	HPC	architecture and implementation of a vliw supercomputer	1990	-0.7954866463994492	12.420688358995148	579002
579023	EDA	data-parallel simulation for fast and accurate timing validation of cmos circuits	2014	-2.182849214931005	13.320191393878453	579050
579229	EDA	memory access driven storage assignment for variables in embedded system design	2004	-0.5715182523478062	14.606681561451929	579256
579245	EDA	high level synthesis for designing custom computing hardware	1998	-2.5305236660873387	12.400514483599686	579272
579320	EDA	generating on-chip heterogeneous systems from high-level parallel code	2014	-0.8504278054493889	12.538986643363032	579347
579464	EDA	low power selected gating frame buffer (sgfb) design.	2009	-2.6117112093294166	13.736829170413607	579491
579478	Arch	go ahead: a partial reconfiguration framework	2012	-2.091321287860563	12.484132729669833	579505
579479	Arch	beyond binary computers: how to implement multi-switch computer hardware and software and; the advantage of a multi-switched computer	2016	-1.4268999445454835	11.728462304115686	579506
579484	Embedded	software-controlled processor speed setting for low-power streamingmultimedia	2001	-1.5015249071426204	14.663066065115428	579511
579618	OS	asymmetry-aware scheduling in heterogeneous multi-core architectures	2013	0.3438673290147217	14.335551440689828	579645
579757	HPC	massively parallel architectures and polymer simulation	1993	0.1725565803322404	11.519923537311733	579784
579764	EDA	invited paper: enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of xilinx fpgas	2006	-2.8391397853664864	12.37510206278757	579791
580112	Robotics	application of ddr controller for high-speed data acquisition board	2006	-2.9542596995091586	12.458934535610931	580139
580200	EDA	trace-driven hw/sw cosimulation using virtual synchronization technique	2005	-0.8292915768681905	13.118800545925284	580227
580388	PL	detecting pipeline structural hazards quickly	1994	0.006498905059625686	12.795300097565665	580415
580453	Embedded	stochastic automata network based approach for performance evaluation of network-on-chip communication architecture	2010	-1.9644261049068663	14.769354705377278	580480
580468	EDA	the buffered edge reconfigurable cell array and its applications	2013	-1.3855775755542108	11.408759140881275	580495
580470	HPC	many-core gpu computing with nvidia cuda	2008	0.277773641402528	11.629853674807249	580497
580577	EDA	efficient timing constraint derivation for optimal retiming high speed processing units	1994	-2.448074094639622	11.519943447560136	580604
580615	EDA	multi-core platforms for beamforming and wave field synthesis	2011	-1.6113206643647222	11.985432838003671	580642
580650	Embedded	wcet-directed dynamic scratchpad memory allocation of data	2007	0.4470628167684713	14.533048978954811	580677
580776	EDA	a methodology to implement real-time applications onto reconfigurable circuits	2003	-2.146009953881038	11.902744183407586	580803
580952	Embedded	worst-case memory traffic analysis for many-cores using a limited migrative model	2013	0.4324194418038566	14.593833795072875	580979
581028	EDA	run-time energy estimation in system-on-a-chip designs	2003	-2.195159990329718	13.448466962465806	581055
581265	Robotics	ibm power8 performance and energy modeling	2015	0.2895220736158459	12.8266225515855	581292
581326	HPC	gpu computations and memory access model based on petri nets	2017	0.07255833066624051	11.341207077666551	581353
581327	Arch	simulation differences between academia and industry: a branch prediction case study	2005	0.11672265286027556	12.64513952130028	581354
581371	Arch	non-synchronous control of bit-serial video signal processor array architectures	1996	-2.265696414599604	11.321755553014672	581398
581455	Arch	out-of-order execution of buffered function units in exposed data path architectures	2017	0.19538710981629276	13.50481117539258	581482
581646	EDA	application-specific routing algorithms for low power network on chip design	2011	-2.1421022583601044	15.058223398534162	581673
581793	Arch	opencl - opengl es interop: processing live video streams on a mobile device - case study	2013	-0.4131987237901352	12.088271852997591	581820
581816	EDA	system level verification of video and image processing specifications	1995	-1.9978817771405275	11.972480937480785	581843
581882	EDA	high-level address optimization and synthesis techniques for data-transfer-intensive applications	1998	-0.9661888590889166	13.518667888037104	581909
581941	EDA	outstanding research problems in noc design: system, microarchitecture, and circuit perspectives	2009	-3.2055539628449297	13.422796904642755	581968
581987	EDA	joint modulo scheduling and  $v_{\mathrm{ dd}}$  assignment for loop mapping on dual- $v_{\mathrm{ dd}}$  cgras	2016	-1.0686823130568517	14.74010364536736	582014
582016	HPC	generalised resource model for parallel instruction scheduling	2006	0.20957473428549114	11.523532679923925	582043
582086	EDA	area optimization of rom-based controllers dedicated to digital signal processing applications	2010	-2.257710146572292	12.25814121956028	582113
582172	EDA	a non-intrusive timing synchronization interface for hardware-assisted hw/sw co-simulation	2012	-1.9828534107482063	12.40634244557135	582199
582208	EDA	a dependability-driven system-level design approach for embedded systems	2005	-1.5124363408962949	14.070887454911444	582235
582270	Crypto	an ip-core generator for circuits performing arithmetic multiplication	2013	-2.489518006287529	11.587340261832265	582297
582600	Arch	spax: a new parallel processing system for commercial application	1997	-0.4700895871925017	13.235772260486556	582627
582709	EDA	generic architecture platform for multiprocessor system-on-chip design	2000	-2.238863911127603	11.949654499102405	582736
582922	HPC	partitioning hardware and software for reconfigurable supercomputing applications: a case study	2005	-1.641595754385157	12.729551133377747	582949
583307	EDA	fastlanes: an fpga accelerated gpu microarchitecture simulator	2013	-1.1073828734551054	12.86962446303888	583334
583449	HPC	variable block size architecture for loops	2008	0.3257514765694764	14.064989897964447	583476
583565	EDA	automatic dataflow execution with reconfiguration and dynamic instruction merging	2006	-0.7752488236788194	13.008882945716106	583592
583613	EDA	a mixed integer linear programming approach for design space exploration in fpga-based mpsoc	2014	-1.765160640964999	13.413365501527865	583640
583867	EDA	reconfigurable processing with field programmable gate arrays	1996	-1.7355386629467515	13.301370429709811	583894
584211	EDA	formal methods in computer-aided design	2004	-2.4142849245375317	12.304878016801595	584238
584222	HPC	research of pe array connection network for cool mega-array	2013	-1.9420405619709096	13.950423657127105	584249
584252	HPC	dtree: dynamic task scheduling at petascale	2015	0.4690525332180295	12.134521063771324	584279
584520	EDA	executing algorithms for dynamic dataflow reconfigurable hardware -the operators protocol	2006	-1.5068723895831913	12.396752997398654	584547
584566	Arch	embedded floating-point units in fpgas	2006	-1.6436689084861749	12.543474521103251	584593
584659	EDA	communication visualization for bottleneck detection of high-level synthesis applications	2012	-1.3624257543804086	12.718732837375336	584686
584691	EDA	3d tomography back-projection parallelization on fpgas using opencl	2017	0.1533167357437696	11.330766174148623	584718
584696	Robotics	a hardware design of navigation receiver signal processing platform	2008	-2.8451077744454563	12.226547972961654	584723
584920	Arch	design and implementation of a queue compiler	2009	0.4509875593725917	13.2562962350654	584947
585299	EDA	scalable probabilistic power budgeting for many-cores	2017	0.2671948738278494	14.047616922027895	585326
585338	EDA	flexram: toward an advanced intelligent memory system	2012	-1.3783825691655118	12.914050566805168	585365
585383	Arch	preset: improving performance of phase change memories by exploiting asymmetry in write times	2012	0.30882068182261097	15.114892249370664	585410
585445	Arch	high-level power analysis for on-chip networks	2004	-2.178689833820278	14.35019061782641	585472
585570	Arch	improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing	2012	0.2878786093812474	14.17638793075482	585597
585579	Arch	automatic validation of pipeline specifications	2001	-1.8753436074452536	11.962338123019366	585606
585653	HPC	cache-efficient numerical algorithms using graphics hardware	2007	-0.19280309028841844	11.348228218043875	585680
586006	EDA	operational mode exploration for reconfigurable systems with multiple applications	2011	-1.8390752335263332	12.309092244057656	586033
586070	EDA	fft implementation and optimization on fpga	2018	-1.645210321104325	11.551871237675636	586097
586116	Theory	specification and implementation of an integrated packet communication facility for an array computer	1983	0.18107870102849646	12.496632089467685	586143
586535	Arch	reliability and power optimization in 3d-stacked cache using a run-time reconfiguration procedure	2017	-1.3625475178739648	14.842218571840592	586562
586650	Arch	implementing a scalable asc processor	2003	-1.5856287018570414	12.104652059622277	586677
586847	Embedded	evaluation of application-aware heterogeneous embedded systems for performance and energy consumption	2003	-0.5401200069255968	14.558669373948279	586874
587021	Embedded	improving wcet by applying a wc code-positioning optimization	2005	0.4904185854801015	13.363608365303893	587048
587041	Embedded	hierarchical energy monitoring for task mapping in many-core systems	2016	-0.7640854732640969	15.016419742435605	587068
587059	EDA	the concurrency challenge	2008	0.502459208759756	12.221910586906088	587086
587060	EDA	arithmetic optimization for custom instruction set synthesis	2009	-3.108279564312246	12.279278623835149	587087
587228	EDA	dynamically adaptive and reliable approximate computing using light-weight error analysis	2014	-1.5201786112023818	14.033516795376684	587255
587244	HPC	adapting communication for adaptable processors: a multi-axis reconfiguration approach	2012	-1.9460657365869305	13.498072431949293	587271
587325	PL	software-defined radio fpga cores: building towards a domain-specific language	2017	-2.143603385955811	11.945556505897072	587352
587396	EDA	libswd serial wire debug open framework for low-level embedded systems access	2012	-3.0707716323875807	12.460878670726023	587423
587462	Arch	criticality aware tiered cache hierarchy: a fundamental relook at multi-level cache hierarchies	2018	0.008395484704664967	14.99917109682804	587489
587468	EDA	design exploration with an application-specific instruction-set processor for ela deinterlacing	2006	-1.5169136956538758	12.908234753929728	587495
587480	Arch	design of the ibm blue gene/q compute chip	2013	-0.3446876310776497	12.838920444063088	587507
587530	EDA	an efficient on-chip ni offering guaranteed services, shared-memory abstraction, and flexible network configuration	2005	-2.1922987854337275	14.81488543205883	587557
587554	Arch	on reducing misspeculations in a pipelined scheduler	2009	0.3769394554470637	13.897891982011773	587581
587557	HPC	design of a pipelined clos network with late release scheme	2012	0.3892354347720104	12.915918710297605	587584
587740	Arch	improving dram latency with dynamic asymmetric subarray	2015	-0.12380976698724935	14.983121430310664	587767
587873	HPC	hppcnn: a high-performance, portable deep-learning library for gpgpus	2016	0.2843749198795952	11.636606708835664	587900
588114	HPC	an improved supercomputer sorting benchmark	1992	0.3713095520388395	11.342526950487487	588141
588140	Arch	energy-efficient thread assignment optimization for heterogeneous multicore systems	2015	0.3087280169842395	14.629341755848987	588167
588256	Arch	multi2sim kepler: a detailed architectural gpu simulator	2017	-0.020787947285489914	12.444699085908539	588283
588411	Embedded	smart sensor architecture customized for image processing applications	2004	-2.0436033466885357	12.583373126853733	588438
588575	Arch	a systolic architecture for high speed pipelined memories	1993	-3.2103280524045865	13.571193795757337	588602
588668	Arch	custom data layout for memory parallelism	2004	-0.05122348495803795	12.664328831643115	588695
588872	Arch	implementation of a low-overhead processing-in-memory architecture	2016	-0.4978970585142056	13.335378849067451	588899
588906	Arch	hydra: an energy-efficient and reconfigurable network interface	2006	-1.7455483946693815	13.917173920861401	588933
588924	Arch	frequent loop detection using efficient non-intrusive on-chip hardware	2003	-0.7685803948567982	14.115210573704456	588951
588958	Arch	migration of long-running tasks between reconfigurable resources using virtualization	2016	-0.05978969123808633	13.45544716882344	588985
589054	PL	affinity-based cluster assignment for unrolled loops	2002	0.030529342027277324	13.604920923251916	589081
589274	Arch	watt watcher: fine-grained power estimation for emerging workloads	2015	-0.4937365884557848	14.227582631062875	589301
589279	DB	the data center under your desk - how disruptive is modern hardware for db system design?	2017	0.16915416174886372	12.172532687603784	589306
589395	EDA	the spiral search: a linear complexity algorithm for the generation of convex mimo instruction-set extensions	2007	-3.2767999715930585	11.499769723636401	589422
589426	Embedded	service based communication for mpsoc platform-segbus	2011	-1.3531648400942915	14.263841507743585	589453
589466	Embedded	schedulability analysis of preemptive and nonpreemptive edf on partial runtime-reconfigurable fpgas	2008	-0.4739088515399616	14.413784781833101	589493
589524	EDA	energy-aware-task-parallelism for efficient dynamic voltage, and frequency scaling, in cgras	2013	-0.9783602989237882	14.754304615345365	589551
589645	Robotics	energy-aware core switching for big.little multicore mobile platform	2018	-0.3915647595672494	14.701669613895714	589672
589657	PL	a region-based compilation infrastructure	2003	0.2932525647611221	12.714813155626118	589684
589659	Arch	a coarse-grain phased logic cpu	2005	-2.2864935709286773	13.135014904900864	589686
589754	EDA	methodology to derive resource aware context adaptable architectures for fpgas	2010	-1.824191397028561	12.758828719269685	589781
589946	EDA	a graphical programming and design environment for fpga-based hardware	2010	-2.565765231055516	11.546143800833091	589973
589979	EDA	acceleration of synthetic aperture radar (sar) algorithms using field programmable gate arrays (fpgas) (abstract only)	2015	-1.0164152517618477	11.498121126391675	590006
590025	EDA	functional test and speed/power sorting of the ibm power6 and z10 processors	2008	-3.032267344693372	12.531673894333782	590052
590099	HPC	accurate measurements and precise modeling of power dissipation of cuda kernels toward power optimized high performance cpu-gpu computing	2009	-0.3966657269946239	12.999190026427755	590126
590145	HPC	an architectural trade capability using the ptolemy kernel	1996	-2.020274188545577	11.95135293845598	590172
590252	Theory	machine learning techniques for taming the complexity of modern hardware design	2017	-2.631175271985915	12.201746916227783	590279
590516	EDA	efficient execution of video applications on heterogeneous multi- and many-core processors	2011	-0.6259864345780208	13.493084883140625	590543
590565	EDA	low power design techniques for contactless chipcards	2000	-3.331640503295186	12.918786994730846	590592
590775	EDA	does arithmetic logic dominate data movement? a systematic comparison of energy-efficiency for fft accelerators	2015	-1.4548331197800952	13.736608989541054	590802
590837	EDA	evaluation of power management strategies on actual multiprocessor platforms. (e'valuation de stratégies de gestion de la consommation pour des plateformes multiprocesseurs concrètes)	2013	-2.534710540309816	13.952358181771908	590864
590967	EDA	high-performance diagnostic fault simulation on gpus	2011	-1.0176904184712958	12.063177144612649	590994
591239	Arch	cost effective memory dependence prediction using speculation levels and color sets	2002	-0.06157999643984334	14.070504977898116	591266
591278	Embedded	towards elastic sdr architectures using dynamic task management	2013	-1.1799654616044153	14.281486285034148	591305
591331	EDA	communication concept for adaptive intelligent run-time systems supporting distributed reconfigurable embedded systems	2006	-1.1674667848380842	13.166580244272154	591358
591364	Arch	hierarchical partitioning for piecewise linear algorithms	2006	-0.7469982124313718	11.376391115813606	591391
591487	EDA	a simulation based study of tlb performance	1992	0.2218641731622925	14.133638746486973	591514
591488	EDA	scalability of programmable fir digital filters	1999	-2.9695216408388507	14.638768589931786	591515
591491	EDA	automatic run-time manager generation for reconfigurable mpsoc architectures	2012	-1.5099932571892158	12.691040513264067	591518
591508	Arch	intra-clustering: accelerating on-chip communication for data parallel architectures	2015	-0.04295034919471264	12.701201518040454	591535
591611	Robotics	dynamicity to save energy in microrobots reconfiguration	2013	-1.6589169566759927	14.755777675459072	591638
591754	HPC	virtual-machine-based emulation of future generation high-performance computing systems	2012	0.4060510974408411	12.823727208291269	591781
591758	EDA	reconfigurable asynchronous logic	2006	-2.3306093524906437	13.443883779764331	591785
591824	EDA	instruction issue logic in pipelined supercomputers	1984	-0.4901931563555317	12.101056517721979	591851
591954	EDA	low level image processing operators on fpga: implementation examples and performance evaluation	1994	-2.0884589521276755	11.892715575493979	591981
592044	EDA	towards simulator-like observability for fpgas: a virtual overlay network for trace-buffers	2013	-2.6951414108128082	14.556952475812054	592071
592185	Metrics	gemdroid: a framework to evaluate mobile platforms	2014	-0.5800644919676717	14.110070100426489	592212
592199	PL	exploiting the reuse supplied by loop-dependent stream references for stream processors	2008	-0.13780171255256587	12.928606277968305	592226
592306	DB	designing fast architecture-sensitive tree search on modern multicore/many-core processors	2011	0.11812969857689805	11.979031395177364	592333
592360	Visualization	speed up weather prediction on qct developer cloud: a case study on knights landing platform	2017	0.4937291318864671	11.653036981795358	592387
592435	Graphics	internet-based hardware/software co-design framework for embedded 3d graphics applications	2011	-1.4236178896847338	12.106749342787927	592462
592486	Arch	partial row activation for low-power dram system	2017	-0.4388197730982228	15.06179953006367	592513
592554	EDA	allowing software developers to debug hls hardware	2015	-1.986089157330705	12.174384773437131	592581
592583	EDA	application-specific networks-on-chip topology customization using network partitioning	2008	-2.3215714845654394	14.899054165235476	592610
592770	EDA	high level design experiences with ideas	1993	-3.21223298565843	11.509837698961508	592797
593121	EDA	a study on the floating-point adder in fpgas	2006	-2.475864437111849	13.079961918154329	593148
593167	EDA	distributed thermal management for embedded heterogeneous mpsocs with dedicated hardware accelerators	2011	-0.9269252958614892	14.784298776020256	593194
593297	PL	software pipelining: a comparison and improvement	1990	-0.22249208538383897	12.23028285145787	593324
593318	EDA	a survey of low power design techniques for last level caches	2018	-1.3023007082334472	14.857209048469775	593345
593397	Arch	improving data prefetching efficacy in multimedia applications	2003	-0.7024035859139884	13.320837904119713	593424
593458	EDA	scitt: bringing drams into the test fold	1999	-3.2981254923283263	12.583122092253756	593485
593477	EDA	body bias grain size exploration for a coarse grained reconfigurable accelerator	2016	-2.2596020873869884	14.104037410143906	593504
593479	Arch	streamlining long latency instructions for seamlessly combined out-of-order and in-order execution	2008	0.17226808866882126	14.551998209166722	593506
593935	EDA	saving register-file leakage power by monitoring instruction sequence in rob	2006	-0.7877636293111716	14.548829676418475	593962
593938	EDA	rtl-aware cycle-accurate functional power estimation	2006	-2.9074803771137425	12.356352190407472	593965
594032	EDA	signal type optimisation in the design of time-multiplexed dsp architectures	1994	-3.360535497448684	12.088269625572163	594059
594075	HPC	inter-cluster thread-to-core mapping and dvfs on heterogeneous multi-cores	2018	-0.3269054425676641	14.918993468499703	594102
594098	EDA	late hardware/software partitioning by using systemc functional models	2009	-1.8786496208961072	12.498635187436712	594125
594135	EDA	efficient reconfigurable regions management method for adaptive and dynamic fpga based systems	2017	-1.9186131301876723	13.160965578562019	594162
594335	Arch	a generic implementation of a quantified predictor applied to a dram power-saving policy	2014	-1.062170075125196	14.698095218059626	594362
594427	EDA	minority-game-based resource allocation for run-time reconfigurable multi-core processors	2011	-0.2266232404657129	14.873710355357465	594454
594686	HPC	towards the development of hierarchical data motion power cost models	2015	0.17696375827049024	14.558517886891424	594713
594745	EDA	a lane departure warning system with fpga modular design	2012	-2.5552137511243616	12.474673215403175	594772
594997	Arch	implementing software programs in fpgas using flowpaths	2004	-1.5808625691250602	12.063858707304389	595024
595095	Arch	charstar: clock hierarchy aware resource scaling in tiled architectures	2017	-0.7500534378270216	14.731341602883415	595122
595128	Arch	energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling	2002	-2.011236670136629	14.361302021969983	595155
595276	EDA	design space exploration for 3-d cache	2008	-3.0067725042135685	14.089567251419027	595303
595284	EDA	integrated structured placement design methodology in place and route flow	2014	-2.194443888904832	12.513209295753693	595311
595343	Arch	memory-systems challenges in realizing monolithic computers	2018	-3.2374552773607026	14.340038830720475	595370
595575	HPC	toward power-aware computing with dynamic voltage scaling for heterogeneous platforms	2007	-0.008513862160577	14.807935126225988	595602
595616	HPC	a comparative study of modulo scheduling techniques	2002	0.35640558550845264	12.161460999029286	595643
595769	Arch	np-click: a productive software development approach for network processors	2004	-0.8722844600889409	12.796859120807113	595796
595842	EDA	shared hardware accelerator architectures for heterogeneous mpsocs	2013	-1.1058726040049678	13.329437005496352	595869
595897	Arch	design and evaluation of fault-tolerant interleaved memory systems	1991	-0.6664377598588833	13.756295863174731	595924
596029	Arch	the mc68881 floating-point coprocessor	1983	-2.151505119020571	11.91700350968507	596056
596101	HPC	bi-objective optimization of data-parallel applications on homogeneous multicore clusters for performance and energy	2018	0.052795754617832015	14.42773370558748	596128
596322	Robotics	high-level synthesis in an industrial environment	1995	-3.034018044604094	11.931311884313129	596349
596364	Embedded	a system framework for the design of embedded software targeting heterogeneous multi-core socs	2009	-1.3824144108483751	12.593264835849409	596391
596392	EDA	parallelizing post-placement timing optimization	2006	-1.8768168884823695	13.839358212564775	596419
596756	EDA	a noc emulation/verification framework	2009	-2.0694691028937084	12.749871030857792	596783
596855	EDA	minimization of average execution time based on speculative fpga configuration prefetch	2012	-0.3912444111637931	14.173049482356241	596882
596907	Arch	computer using too much power? give it a rest (runtime energy saving technology)	2012	-0.6516931469271472	14.94828010140406	596934
596973	Arch	sectored renaming for superscalar microprocessors	1999	0.1393771505009561	13.490645689463149	597000
597081	Arch	the alphaserver 4100 cached processor module architecture and design	1996	-0.21026033822460247	13.129250466580071	597108
597132	PL	register file management and compiler optimization on edsmt	2007	0.19069786311187445	12.498567035049922	597159
597181	Embedded	architectural design of a ram arbiter	2014	-0.04848179022123947	13.748401831377398	597208
597218	PL	reducing register pressure in software pipelining	1998	-0.054210144282293066	12.9097400344838	597245
597425	HPC	low-power, low-complexity instruction issue using compiler assistance	2005	-0.6412136324135418	14.20482662644359	597452
597459	HPC	guest editorial: special issue on multi-core enabled multimedia applications & architectures	2009	-0.3022703780880472	12.687684313436193	597486
597525	PL	an efficient block-based interpreter for mpeg-4 structured audio	2000	-1.5337932630188145	11.939733395730679	597552
597556	EDA	fast prototyping of digital signal processing systems by means of a model-based codesign environment	2006	-2.472346758590079	11.942390320867439	597583
597572	EDA	power estimation of embedded systems: a hardware/software codesign approach	1998	-2.842759231995235	12.730365617885926	597599
597663	HPC	box-counting algorithm on gpu and multi-core cpu: an opencl cross-platform study	2013	0.08603584261936648	11.467861969231313	597690
597733	Arch	input data reuse in compiling window operations onto reconfigurable hardware	2004	-0.806896756032477	12.753600879837267	597760
597839	EDA	an optimization methodology for memory allocation and task scheduling in socs via linear programming	2006	-1.8812424111144836	13.008775603945306	597866
597852	Arch	automatically fused instructions : algorithms for the customization of the instruction, set of a recon?gurable architecture	2009	-1.05503760590673	12.502932757829914	597879
597898	EDA	smart bit-width allocation for low power optimization in a systemc based asic design environment	2006	-3.246503698744024	12.80024476924168	597925
597985	EDA	characterization of wavelet-based image coding systems for algorithmic fault detection	2005	-2.64646625625222	11.362602912773845	598012
597998	EDA	optimap: a tool for automated generation of noc architectures using multi-port routers for fpgas	2006	-2.204514382411876	14.720839888645115	598025
598041	HPC	novel approaches to parallel h.264 decoder on symmetric multicore systems	2009	0.3280390958757419	14.032395409996047	598068
598054	EDA	fpga implementation of controller-datapath pair in custom image processor design	2004	-2.447682722984171	12.630757445100606	598081
598160	EDA	rethinking hardware-software codesign for exascale systems	2011	0.1556998329039626	12.04646999536932	598187
598206	EDA	analysis and optimization of distributed real-time embedded systems	2006	-1.2424547900190348	13.728654084885035	598233
598609	EDA	rapid area-time estimation technique for porting c-based applications onto fpga platforms	2001	-1.899252664064882	13.4528600024839	598636
598633	EDA	the state of eda in russian universities	1993	-3.2505931516667914	11.352792032672117	598660
598995	Arch	symmetry-agnostic coordinated management of the memory hierarchy in multicore systems	2016	-0.10344615452155244	14.869231162761984	599022
599261	EDA	a scalable fpga-based architecture for digital controllers and a corresponding rapid prototyping design methodology	2014	-1.9885178995936044	12.706973000866403	599288
599349	EDA	variable size analysis and validation of computation quality	2000	-2.5358662500756664	12.993442641134006	599376
599684	EDA	application synthesis for mpsocs implementation using multiobjective optimization	2009	-2.5353707253409894	13.714383823912945	599711
599708	EDA	catalyst: a dsip design flow development in industry	1999	-2.995386350555405	11.885111085642245	599735
599814	PL	automatic instruction scheduler retargeting by reverse-engineering	2006	-0.27488318877107826	13.17576517630506	599841
599926	Robotics	statistical modeling and design issues of a crossbeam sensor	2001	-3.3507195789029462	11.350377744373072	599953
599957	Arch	exploring the design space of lut-based transparent accelerators	2005	-1.2255330785899003	12.859746550441143	599984
600144	HPC	control flow optimization for supercomputer scalar processing	1989	-0.02117743348900232	12.066050305700266	600171
600203	EDA	modelling and automated implementation of optimal power saving strategies in coarse-grained reconfigurable architectures	2016	-2.2679241057624906	13.374094830210655	600230
600221	HPC	a method for the on-line use of off-line derived remappings of iterative automatic target recognition tasks onto a particular class of heterogeneous parallel platforms	1998	-0.4382268124866564	11.605527791843441	600248
600250	HPC	program graph scheduling for smp clusters with communication on-the-fly based on extended ds approach	2004	0.02613350174429948	13.23768583715341	600277
600427	Arch	energy behavior of java applications from the memory perspective	2001	-0.7136669139797883	13.37405978177568	600454
600527	Embedded	modelling and exploration environment for application specific multiprocessor systems	2007	-1.7671126713692298	12.642622246972673	600554
600585	EDA	a methodology for predicting application-specific achievable memory bandwidth for hw/sw-codesign	2017	-1.1753376846514574	13.095256769298143	600612
600604	HPC	code generation for a simd architecture with custom memory organisation	2016	-0.7752281409012455	12.501247590918341	600631
600710	EDA	presto: an fpga-accelerated power estimation methodology for complex systems	2010	-2.124115008232045	13.194671690785064	600737
600801	Arch	towards a time-predictable hierarchical memory architecture - prefetching options to be explored	2010	0.4642312306676023	13.40283485277888	600828
600821	EDA	single-chip multiprocessor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise	2006	-2.8862429097265543	13.243654134574065	600848
600828	HPC	cpu-gpu hybrid computing for feature extraction from video stream	2014	-0.04249286478609672	11.715183899303653	600855
601062	EDA	temperature effect inversion-aware power-performance optimization for finfet-based multicore systems	2017	-1.7523147849817635	14.957348896334224	601089
601201	Embedded	is chip-multiprocessing the end of real-time scheduling?.	2009	0.4509061250291718	13.78380183295571	601228
601312	EDA	the design of a latency constrained, power optimized noc for a 4g soc	2009	-2.3104633156000345	13.935908011585619	601339
601370	HPC	using dvfs to optimize time warp simulations	2012	-0.7416431479120486	14.700049247890634	601397
601474	Arch	buffer implementation for proteo network-on-chip	2003	-2.4534138245341444	14.959197496801302	601501
601885	HCI	sim-arm1136: a case study on the accuracy of the cycle-accurate simulator	2006	-0.5979731508533376	13.199436064430776	601912
602027	Embedded	co-design of anytime computation and robust control	2015	-1.3334238874638809	14.987371875473285	602054
602029	AI	energy aware performance study for a class of computationally intensive monte carlo algorithms	2015	0.39666413578426657	12.70257201214998	602056
602051	Embedded	survey of memory optimization techniques for embedded systems	2013	-1.764581817378604	13.542948366879699	602078
602071	Arch	generic scheduling methods for a linear qr array soc processor	2001	-2.2692857609546166	11.682640286847011	602098
602081	HPC	the effect on risc performance of register set size and structure versus code generation strategy	1991	-0.22989442714142874	13.143145147781427	602108
602102	HPC	techniques and tools for measuring energy efficiency of scientific software applications	2014	-0.17992028858867604	13.844866135213644	602129
602538	EDA	a review of high-level synthesis for dynamically reconfigurable fpgas	2000	-1.7684155290201249	12.626401459941624	602565
602578	EDA	using early power and timing estimations of massively heterogeneous computation platforms to create optimized hpc applications	2014	0.3044781754882369	12.409619134052287	602605
602640	OS	an evaluation of per-chip nonuniform frequency scaling on multicores	2010	0.07980666603862174	13.356038849210314	602667
602838	EDA	design and optimization of communication fabrics: an industrial perspective	2012	-2.6402817676169734	13.477137756192198	602865
602860	Arch	reliability and performance trade-off study of heterogeneous memories	2016	-0.35538190272438863	14.760591520900764	602887
602868	Arch	a microcode compiler for the watch-oriented risc processor	1990	-0.5940255382528835	12.04646582227324	602895
602972	EDA	self-adaptive network interface (sani): local component of a noc configuration manager	2009	-1.5534328340538912	13.563041353883197	602999
602983	Arch	arbitration unit for multiprocessor systems using a shared bus	1988	-1.4368531695096458	14.169531893059707	603010
603049	Arch	low-power prediction based data transfer architecture	2005	-1.914706684257044	14.875223269216631	603076
603168	EDA	rapid development of space applications with responsive digital electronics board and labview fpga	2010	-2.104237544220589	11.420321471962886	603195
603233	EDA	sip design flow and 3d drc for mems	2014	-3.2745339899147456	11.584481950977604	603260
603376	Arch	a reconfigurable source-synchronous on-chip network for gals many-core platforms	2010	-3.0743762203678067	14.486962279624205	603403
603509	Arch	instruction fetch energy reduction using loop caches for embedded applications with small tight loops	1999	0.06652464551879729	14.587785178097482	603536
603532	Arch	effective instruction scheduling techniques for an interleaved cache clustered vliw processor	2002	0.1485231972280984	14.234517975736097	603559
603570	Embedded	calculation of dense trajectory descriptors on a heterogeneous embedded architecture	2015	-0.740012763657216	12.310125606326384	603597
603627	Arch	architectural differences of efficient sequential and parallel computers	2002	0.06320587396689023	11.639641075391125	603654
603694	EDA	design and implementation of software objects in hardware	2006	-2.2756434309265443	11.97171275922978	603721
603700	HPC	on scaling speedup with coarse-grain coprocessor accelerators on reconfigurable platforms	2010	-1.1744501632932252	12.642083025318165	603727
603798	EDA	verification structures for design of video processing circuits	2012	-2.6242623538259617	11.915926113149832	603825
603821	Arch	time-sharing multithreading on stream-based lossless data compression	2017	-0.6043374604958113	13.961971138122436	603848
603862	EDA	task placement for dynamic and partial reconfigurable architecture	2010	-1.9552063370794248	13.187006712128044	603889
603904	DB	on efficient query processing of stream counts on the cell processor	2009	0.2705860641507229	13.284280484818295	603931
604000	DB	a simultaneous module selection, scheduling, and allocation method considering operation chaining with multi-functional units	2007	-2.671391594792704	12.22455260217288	604027
604008	HPC	multi-gpu-based swendsen-wang multi-cluster algorithm with reduced data traffic	2015	-0.01565144183016472	11.620388475127225	604035
604074	HPC	culzss-bit: a bit-vector algorithm for lossless data compression on gpgpus	2014	-0.3781312617276283	11.507446381434276	604101
604115	HPC	power-aware mpi task aggregation prediction for high-end computing systems	2010	0.14621412424116387	14.460463101657192	604142
604211	EDA	case study: integrating fv and dv in the verification of the intel® core^{tm} 2 duo microprocessor	2007	-2.8293689730290983	12.07313433925083	604238
604225	HPC	src: soft error detection and recovery for high performance linpack	2011	-3.3406360526844234	13.969922148387386	604252
604274	EDA	cat-tail dma: efficient image data transport for multicore embedded mobile systems	2010	-0.21129736426181306	13.394661090658676	604301
604330	Arch	co-optimization of performance and power in a superscalar processor design	2006	-1.8911351288551692	13.867872604833956	604357
604455	EDA	spmvisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories	2011	-0.0599422560509578	14.434526112071365	604482
604485	Arch	local memory store (lmstr): a hardware controlled shared scratchpad for multicores	2017	0.3314096172419445	13.931419264800287	604512
604490	EDA	challenges in using system-level models for rtl verification	2008	-2.7583314557853464	11.476593664072812	604517
604561	HPC	design for low power and power management in ibm blue gene/q	2013	-2.7826305605206794	13.844075590998864	604588
604575	EDA	morphosys: a coarse grain reconfigurable architecture for multimedia applications (research note)	2002	-2.3767330856859483	13.417775533933026	604602
604755	Embedded	address-locking cache: a flexible on chip memory implementation for embedded system	2012	-0.7380698017187436	14.243514040188591	604782
604776	Arch	a computer simulation facility for packet communication architecture	1976	-0.6877099237085197	12.138793208486517	604803
604860	EDA	opcode encoding for low power embedded systems	2005	-1.493794292564694	13.438084976119411	604887
605168	Arch	design-effort alloy: boosting a highly tuned primary core with untuned alternate cores	2014	-0.7282484808321931	14.308298853088589	605195
605508	Arch	dynamic zero compression for cache energy reduction	2000	-0.5664734196814487	14.778471812147	605535
605588	PL	if systemverilog is so good, why do we need the uvm? sharing responsibilities between libraries and the core language	2013	-3.0588406764932548	11.957552259853964	605615
605595	EDA	flexible modelling and performance debugging of real-time embedded multimedia systems	2006	-2.0393444314736104	12.595187264558055	605622
605596	Theory	recals ii: a new list scheduling algorithm	1994	-1.7087845793572831	11.65343485972484	605623
605622	HPC	scaling support vector machines on modern hpc platforms	2015	0.33340866655551665	11.788440061491828	605649
605857	EDA	energy-aware application-specific topology generation for 3d network-on-chips	2017	-2.6691710716500743	14.723299782471486	605884
606167	Arch	selective code transformation for dual instruction set processors	2007	-0.5280501409639876	13.411077075657866	606194
606215	Arch	a new dataflow compiler ir for accelerating control-intensive code in spatial hardware	2014	-0.2619020761740344	13.05366946275355	606242
606519	EDA	microprocessor and fpga interfaces for in-system co-debugging in field programmable hybrid systems	2005	-2.451300152489833	12.345848747511914	606546
606664	Arch	self-configurable architecture for reusable systems with accelerated relocation circuit (scars-arc)	2010	-1.8697214902726584	13.290721805202455	606691
606811	EDA	towards interprocess communication and interface synthesis for a heterogeneous real-time rapid prototyping environment	1998	-1.6745199650589593	11.938783069865046	606838
607108	EDA	core design and system-on-a-chip integration	1997	-2.790735666448462	12.209903258090081	607135
607143	Arch	a dualthreaded java processor for java multithreading	1998	0.3639728814163993	12.73019321515726	607170
607191	EDA	retargeting, evaluating, and generating reconfigurable array-based architectures	2008	-1.3644108038957596	12.24384473569469	607218
607434	EDA	enabling improved power management in multicore processors through clustered dvfs	2010	-1.018885330136954	14.920373051176146	607461
607473	SE	low-level analysis of a portable java byte code wcet analysis framework	2000	0.3311705743676183	12.351512799570552	607500
607529	EDA	research on power optimization techniques for multi core architectures	2011	-1.5901605590048402	13.532477943881776	607556
607545	HPC	load balancing in homogeneous pipeline based applications	2012	0.3212750664663641	11.55303520161256	607572
607611	Arch	scheduling stream programs with improving arithmetic unit usage on noc-based vliw multi-core architectures	2015	-0.4772288305467077	13.563713503583864	607638
607769	EDA	tutorial t8a: automated application engine synthesis from c algorithms	2007	-2.368304256514594	12.369887684838453	607796
607897	EDA	application-specific heterogeneous multiprocessor synthesis using extensible processors	2006	-1.7244568219898229	12.991479199653337	607924
607937	EDA	a way cache locking scheme supported by knowledge based smart preload effective for low-power multicore electronics	2012	-0.4349579182370587	12.0413334483554	607964
608088	EDA	technology considerations for neuromorphic computing	2016	-1.1272963875855913	11.65471423464339	608115
608101	Arch	a versatile data cache for trace buffer support	2013	-0.6176511956800628	14.190948743861098	608128
608147	Arch	a framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration	2011	-2.498512687777045	14.367275102764792	608174
608172	NLP	optimized mapping spiking neural networks onto network-on-chip	2016	-2.035823056196532	14.676466823198115	608199
608215	Arch	evaluation of a low-power reconfigurable dsp architecture	1998	-2.1521273089186295	13.166798579224784	608242
608378	HPC	scalable high performance computing on fpga clusters using message passing	2008	-0.6920836470071979	13.179499200193904	608405
608387	Embedded	actor merging for dataflow process networks	2015	-1.2137460451289004	12.470425891950386	608414
608459	EDA	a novel asynchronous fpga architecture design and its performance evaluation	2005	-3.0222790012727945	13.64436442548039	608486
608498	DB	big data analytics on flash storage with accelerators	2016	-0.03904729818181407	13.359930346667092	608525
608567	Arch	performance evaluation of embedded processor in mapreduce cloud computing applications	2012	0.1649534556830047	14.028711997447408	608594
608602	HPC	the biggest need: a new model of computation	2009	0.0300910231297664	12.438940296660222	608629
608659	Arch	reconfigurable custom computing as a supercomputer replacement	1997	-1.139380672434745	11.913600891282885	608686
608796	HPC	automatic estimation of dvfs potential	2013	-0.32416543264278025	14.836265446208484	608823
608981	Arch	a circuit implementation for dynamic thermal management techniques	2011	-0.9581404559082392	14.622624103245665	609008
608993	EDA	rethinking behavioral synthesis for a better integration within existing design flows	2000	-3.275647926255738	11.673388263387446	609020
609122	AI	fast optimal instruction scheduling for single-issue processors with arbitrary latencies	2001	-1.2084200845719448	11.345100161389807	609149
609140	Embedded	simulating dynamic communication systems using the core functional dataflow model	2010	-2.390025166383273	12.333860589271099	609167
609595	ECom	analysis and characteristics of automatic reconfiguration mechanisms in iot devices network	2015	-2.2383234124826816	12.55221538098918	609622
609620	Arch	mapping data flow programs on a vlsi array of processors	1987	-2.0078959030050387	11.838098711744587	609647
609622	OS	pipelines on heterogeneous systems: models and tools	2005	0.36519017500192336	11.418116645539722	609649
609790	Arch	combining trace sampling with single pass methods for efficient cache simulation	1998	0.04291781161901373	11.960265857090715	609817
609886	Embedded	response-time analysis for globally scheduled symmetric multiprocessor platforms	2007	0.23708476770294976	14.944554731010578	609913
609997	EDA	towards a synthesis semantics for systemc channels	2010	-2.057325422155744	12.027756590080786	610024
610062	Embedded	csdfa: a model for exploiting the trade-off between data and pipeline parallelism	2016	0.2149343572269716	13.572207895239506	610089
610329	EDA	an efficient on-chip network with packet compression capability	2016	-1.587800695368065	14.473301661726694	610356
610478	EDA	power-constrained soc test schedules through utilization of functional buses	2006	-2.7503953331415163	14.339544222501829	610505
610576	EDA	power-yield optimization in mpsoc task scheduling under process variation	2010	-1.6318680805497119	15.087073931484433	610603
610678	HCI	section editors' introduction: what is next for mobile sensing?	2015	-0.19812437631181587	12.276291042664	610705
610784	Arch	load balancing by redundant decomposition and mapping	1997	0.3787998671782109	11.385585103940132	610811
611119	Arch	miaow: an open source gpgpu	2015	0.1055308632102576	11.637375782228705	611146
611145	EDA	multilevel simulation of heterogeneous reconfigurable platforms	2009	-2.0115316418926934	12.17392685749138	611172
611154	EDA	software-oriented approach to hardware-software co-simulation for fpga-based risc extensible processor	2006	-1.70608345175071	12.537069665437732	611181
611369	EDA	on core and more: a design perspective for systems-on-a-chip	1997	-2.5886513385333343	12.148548231069768	611396
611391	Arch	hybrid multithreading for vliw processors	2009	0.4139535399329236	13.58938247710766	611418
611466	EDA	best-effort fpga programming: a few steps can go a long way	2018	0.17892777520760778	12.532379558008552	611493
611584	EDA	incorporating dram access modes into high-level synthesis	1998	-0.6381942737208443	13.534619605750285	611611
611623	EDA	design automation tool to generate edif and vhdl descriptions of circuit by extraction of fpga configuration	2013	-2.8993013610997362	11.708853118599627	611650
611626	EDA	interfacing fpga/vlsi processor arrays	1995	-2.9810355065132303	11.486621653823082	611653
611678	EDA	exploration of distributed automotive systems using compositional timing analysis	2014	-1.2653003040339148	14.314826126210285	611705
611688	EDA	a graph based processor model for retargetable code generation	1996	-0.8311856658360995	12.370520749279375	611715
611711	EDA	resource-constrained implementation and optimization of a deep neural network for vehicle classification	2016	-1.5368456074622683	12.309692018523707	611738
611714	Arch	a user-microprogrammable, local host computer with low-level parallelism	1983	-0.953734790482211	12.006334254767768	611741
611840	Arch	system-level software performance simulation considering out-of-order processor execution	2012	-0.960875291273786	12.800900951697054	611867
611865	Arch	widget: wisconsin decoupled grid execution tiles	2010	0.0035218864137464725	14.801675245982256	611892
611949	EDA	coupling of a reconfigurable architecture and a multithreaded processor core with integrated real-time scheduling	2006	-0.08942415963319046	13.609373634053753	611976
612011	Arch	heuristics for register-constrained software pipelining	1996	-0.3698200495207764	12.259403407392778	612038
612139	Arch	energy estimation for extensible processors	2003	-2.1429415429061183	13.467334452941776	612166
612170	HCI	invited talk abstract: introducing request: an open platform for reproducible and quality-efficient systems-ml tournaments	2018	0.4147872464628657	12.155953032278235	612197
612373	EDA	media architecture: general purpose vs. multiple application-specific programmable processor	1998	-1.8028747720567624	12.820294688135052	612400
612522	Arch	communication structures for large networks of microcomputers	1981	-1.9244899398319024	13.606037499034912	612549
612526	HPC	loop distribution and fusion with timing and code size optimization for embedded dsps	2005	-0.7382703199169819	11.36857618289068	612553
612717	Arch	a programmable co-processor for profiling	2001	-0.5148557022014038	13.500570533586169	612744
612732	Arch	a scalable architecture for low-latency market-data processing on fpga	2016	-1.3268421666289494	12.725665121685513	612759
612761	HPC	towards domain-specific computing for stencil codes in hpc	2012	0.466071815090483	11.625242528678108	612788
612839	Robotics	design and realization of multi-function serial port with high-speed/large-capacity/asynchronous fifo	2016	-2.628573342064319	11.525330691712194	612866
612904	EDA	run time interpretation for creating custom accelerators	2016	-1.8527764983494763	12.223183828491678	612931
612982	HPC	an approach for adaptive dram temperature and power management	2010	-0.5838226377450009	15.119717551307811	613009
613041	Arch	power-aware partitioned cache architectures	2001	0.4770542156333926	14.23764268396199	613068
613089	HPC	energy-efficiency evaluation of intel knl for hpc workloads	2017	0.16486999046107695	12.837532762574478	613116
613098	HPC	parallel hardware objects for dynamically partial reconfiguration	2008	-0.7691863345319779	12.344971389734527	613125
613172	EDA	introduction to the special section on adaptive power management for energy and temperature-aware computing systems	2012	-1.3535516316419745	15.097124522317875	613199
613502	EDA	using speculative functional units in high level synthesis	2010	-0.25180410687388555	13.901421956481734	613529
613595	EDA	testing framework for in-hardware verification of the hardware modules generated using hls	2018	-3.0888166813426614	11.672604669703158	613622
613808	EDA	algorithms for the automatic extension of an instruction-set	2009	-1.8864624319956167	12.525879885988893	613835
613830	Arch	concurrent processing memory	2006	-0.7049560403205208	11.911702794975135	613857
613887	Embedded	portable multicore resource management for applications with performance constraints	2016	-0.3855523308544049	14.836044008709695	613914
614096	EDA	a performance and power co-optimization approach for modern processors	2005	-1.9630245922682952	13.654637606991837	614123
614155	NLP	design of a high speed string matching co-processor for nlp	2003	-1.4975778449052888	11.756363919566464	614182
614199	EDA	fast template-based heterogeneous mpsoc synthesis on fpga	2013	-2.0152608142268886	11.685560725658636	614226
614241	Embedded	a methodology for design, test, and evaluation of real-time systems	1994	-2.460929816172995	12.29651973301403	614268
614334	EDA	vliw - a case study of parallelism verification	2005	-2.173983096858324	11.357570526543743	614361
614516	EDA	energy-efficient dataflow computations on fpgas using application-specific coarse-grain architecture synthesis	2012	-1.5780499171532627	13.537627716184875	614543
614540	EDA	memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming	2014	-1.584675420222988	12.247157755512537	614567
614631	HCI	design space exploration of hardware platforms for interactive low latency movement sonification	2015	-1.2990124748252392	14.028127327054882	614658
614632	HPC	towards high performance computing (hpc) through parallel programming paradigms and their principles	2014	0.1450756571184499	12.153684030148707	614659
614670	Arch	power analysis of hls-designed customized instruction set architectures	2017	-1.9109578744234523	12.959717690152425	614697
614683	HPC	multi-core issues - multi-core for hpc: breakthrough or breakdown?	2006	-3.180954073253885	13.214049963191991	614710
614748	Arch	impulse: memory system support for scientific applications	1999	0.26248921502296685	13.503393256549629	614775
615076	Arch	does low-power design imply energy efficiency for data centers?	2011	-0.7191102462732053	15.092361066504436	615103
615137	Arch	"""keynote 2: """"computing for big-data: beyond cmos and beyond von-neumann"""""""	2015	-2.3278776614958603	13.766397442543015	615164
615204	Arch	development of a multichip module dsp	1993	-2.42234698279338	12.323259600922107	615231
615379	HPC	"""a """"zero-time"""" vlsi sorter"""	1983	-1.3715035500990636	11.375187003179352	615406
615785	EDA	low power design of the next-generation high efficiency video coding	2014	-1.6810463516761027	14.228411097836027	615812
616219	PL	analysis of high-level address code transformations for programmable processors	2000	-0.4471252471105226	12.815570022545533	616246
616378	EDA	gabriel: a design environment for dsp	1989	-2.0337611845488404	11.434813888135624	616405
616434	HPC	multi-cmp system with data communication on the fly	2011	0.2268143503750723	13.418663729112156	616461
616448	Arch	system-level analysis of network interfaces for hierarchical mpsocs	2015	-1.690724594087352	14.124530211055186	616475
616567	Arch	optimizing reconfigurable hardware resource usage in system-on-a-programmable-chip with location aware genetic algorithm	2010	-1.4858468113221537	13.045384532929312	616594
616735	OS	runtime resource management for lifetime extension in multi-core systems	2016	-1.1522543638635123	15.094576588073135	616762
616855	EDA	architecture exploration of nand flash-based multimedia card	2008	-1.8411265254456677	13.560884908582668	616882
617060	Arch	dynamic addressing memory arrays with physical locality	2002	-0.6816551516187328	14.772700201298731	617087
617152	HPC	design of a large-scale storage-class rram system	2013	-0.8189281908523287	15.082968346985007	617179
617316	HPC	traleika glacier: a hardware-software co-designed approach to exascale computing	2017	-0.0989100223888232	12.927339297863146	617343
617795	HPC	position paper: embracing heterogeneity—improving energy efficiency for interactive services on heterogeneous data center hardware	2011	0.4856316718697071	12.95022221759924	617822
617910	EDA	modeling and evaluation of dynamic partial reconfigurable datapaths for fpga-based systems using stochastic networks	2011	-1.1462147035507555	14.68734163470024	617937
617916	OS	tornado: a self-reconfiguration control system for core-based multiprocessor csopcs	2007	-2.25809128666787	12.856220194855574	617943
617981	EDA	experience with a hybrid processor: k-means clustering	2003	-0.925957040054477	12.406288775072145	618008
618028	HCI	towards energy-aware iteration space tiling	2000	-0.71447376699628	13.414585203340785	618055
618284	Arch	a fine-grained parallel dataflow-inspired architecture for streaming applications	2014	-1.4661014497816454	12.549361324435676	618311
618452	Arch	cache automaton	2017	-0.5248766108755767	12.655629243911164	618479
618615	Embedded	generation of floating point 2d scaling operators for fpga	2016	-2.5059115629299225	11.678819728947813	618642
618619	Arch	selective scheduling framework for speculative operations in vliw and superscalar processors	1993	0.043636884404366375	11.833693539812474	618646
618643	Arch	rf interconnects for communications on-chip	2008	-3.0556462171606453	14.525115406290386	618670
618728	EDA	correct-by-construction multi-component soc design	2012	-2.8255463466312096	11.674756171593762	618755
618794	EDA	direct circuit simulation algorithms for parallel processing [vlsi]	1991	-0.5491459799650585	11.911052133647356	618821
618833	EDA	an approach for mixed coarse-granular and fine-granular re-configurable architectures	2003	-2.109296638804752	12.27803595498466	618860
618994	HPC	a high speed vlsi architecture for scaleable atm switches	1996	-2.426061398810793	14.38116501731544	619021
619154	Arch	a simple multi-processor computer based on subleq	2011	-1.3684869656511198	11.549407088762186	619181
619432	EDA	towards cognitive reconfigurable hardware: self-aware learning in rtr fault-tolerant socs	2015	-3.090210599174465	13.449747328312741	619459
619526	Arch	sprinkler: maximizing resource utilization in many-chip solid state disks	2014	-0.09068315003470624	14.806071416678884	619553
619663	EDA	profiling multilevel partitioning for asynchronous vlsi distributed simulation	2013	-2.444897090848458	11.797095617782967	619690
619670	Arch	notice of violation of ieee publication principlessuper-scale architecture enhancement of leon3 core for dsp application	2015	-2.2635437037147583	13.232442219589649	619697
619720	Arch	idocchip: a configurable hardware architecture for historical document image processing: percentile based binarization	2018	-1.7539139245121074	13.430394465211712	619747
619857	PL	brickx: building hybrid systems for recursive computations	2011	-0.7075136468993577	11.929436645703868	619884
619942	EDA	a library of dual-clock fifos for cost-effective and flexible mpsoc design	2010	-2.7560655989303497	13.92439593214266	619969
620061	EDA	concepts of switching in the time-triggered network-on-chip	2008	-2.1836320526231168	13.828952027442913	620088
620162	Arch	dynamic front-end sharing in graphics processing units	2014	0.0345193720875745	14.242225574816565	620189
620209	EDA	occn: a noc modeling framework for design exploration	2004	-2.0072255296798582	12.238229840245062	620236
620258	HPC	programming model to develop supercomputer combinatorial solvers	2017	-0.13988046134115478	12.276602104955552	620285
620281	EDA	six orders of magnitude in linear tape technology: the one-terabyte project	2003	-3.172578214437149	13.303168201673069	620308
620302	HPC	a scalable sparse matrix-vector multiplication kernel for energy-efficient sparse-blas on fpgas	2014	-0.5613540105387967	11.649706198895036	620329
620437	EDA	heterogeneous processor composition: metrics and methods	2016	-0.4860831118885149	13.869333776662845	620464
620560	EDA	breakthrough in modeling and simulation of mixed-signal electronic designs in nvhdl	2001	-3.196949369630014	12.651454215828151	620587
620733	Embedded	a large-area integrated multiprocessor system for video applications	2002	-3.077447241162837	12.141558735313485	620760
620848	SE	modeling program resource demand using inherent program characteristics	2011	0.29076556492779776	14.524413249171305	620875
621274	Robotics	a modular-based assembly framework for autonomous reconfigurable systems	2012	-2.3961254595191077	12.875908039788921	621301
621289	HPC	dynamic memory model based optimization of scalar and vector quantizer for fast image encoding	2000	-1.3202805575446546	11.323826027046875	621316
621296	EDA	charmed: a multi-objective co-synthesis framework for multi-mode embedded systems	2004	-1.773718877645552	13.222796360289928	621323
621297	EDA	integrating design and verification - from simple idea to practical system	2006	-3.300541300099073	11.777300355941394	621324
621380	Arch	runnemede: an architecture for ubiquitous high-performance computing	2013	-1.1001969867579422	13.483528214111947	621407
621525	Arch	architecture and evaluation of an asynchronous array of simple processors	2008	-3.326266688225948	14.333518351302727	621552
621564	HPC	alleviating memory refresh overhead via data compression for high performance and energy efficiency	2018	0.02565341799307533	15.094610277597704	621591
622038	EDA	design of a ccitt v.22 modem	1988	-2.569556628824257	11.647021925054286	622065
622070	HPC	applications for the heterogeneous computing era	2012	0.11217087089255554	12.167010750719292	622097
622089	EDA	c-based system lsi design of a particle tracking technology	2011	-1.917784919657926	12.397434861290312	622116
622178	DB	two nondeterministic event building methods derived from the barrel shifter	1997	-2.3962021586801225	12.471858423203752	622205
622183	EDA	task-platzierung auf many-core-prozessoren mit fehlerhaften komponenten	2013	-2.7063317275216163	14.68657717790718	622210
622206	HPC	power system probabilistic and security analysis on commodity high performance computing systems	2013	-0.021342683249838942	13.287477922358	622233
622211	EDA	combining data reuse exploitationwith data-level parallelization for fpga targeted hardware compilation: a geometric programming framework	2008	-0.7156182841339658	13.223969742005705	622238
622246	EDA	crosstalk fault tolerant noc - design and evaluation	2009	-3.209432040945132	14.560835017579715	622273
622384	EDA	co-simulation of mixed hw/sw and analog/rf systems at architectural level	2008	-2.7508727706801595	11.56248556470752	622411
622640	EDA	performance metrics for hybrid multi-tasking systems	2009	0.2538026663985805	14.134272096419174	622667
622661	HPC	a highly scalable, algorithm-based fault-tolerant solver for gyrokinetic plasma simulations	2017	-2.364873843054013	14.21775629416141	622688
623044	EDA	task model for on-chip communication infrastructure design for multicore systems	2011	-1.5584055897853843	14.844434292857725	623071
623055	Arch	hot chips: the annual feast of riches	2016	-3.1450359774712435	13.332224207547613	623082
623157	Arch	heteroscouts: hardware assist for os scheduling in heterogeneous cmps	2011	0.4309570012053897	13.57628800867808	623184
623230	EDA	3d embedded multi-core: some perspectives	2011	-2.0473767493190467	14.40782577457446	623257
623296	Arch	algorithmic techniques for robust applications	2012	-1.6270810774776736	13.552537594113087	623323
623327	Arch	a scalable fpga-based multiprocessor	2006	0.02804683061658492	12.136248646591712	623354
623459	DB	learning heuristics for the superblock instruction scheduling problem	2009	-0.6270047366454634	11.701891330405507	623486
623568	Arch	composable building blocks to open up processor design	2018	-1.3479191295163426	12.889975807498288	623595
623611	Arch	automatic testcase synthesis and performance model validation for high performance powerpc processors	2006	-0.4514677038460772	12.85917604032375	623638
623692	EDA	accelerating finite-difference analysis simulations with a configurable computing machine	1997	-0.4398266616871559	11.763974649382787	623719
623822	Arch	towards a multiple-isa embedded system	2013	-0.2539748080008991	12.670601221241418	623849
624194	EDA	"""it's time to stop calling circuits """"hardware"""""""	2007	-2.6912474002346345	12.252259155168533	624221
624256	Robotics	methodology for designing highly reliable fault tolerance space systems based on cots devices	2013	-3.2121449481729383	13.04725453394088	624283
624286	OS	efficient backtracking instruction schedulers	2000	0.2318971691266549	13.300135292707806	624313
624346	Arch	parallelization resources of image processing algorithms and their mapping on a programmable parallel videosignal processor	1995	-0.3252543677111915	12.153718114716716	624373
624522	HPC	taming the beast some thoughts on exascale resiliency	2013	0.2804303598196899	12.319565683321107	624549
624544	HPC	determination of optimal sizes for a first and second level sram-dram on-chip cache combination	1994	-0.5216340778944164	14.819731390278475	624571
624563	Arch	a 3-d cpu-fpga-dram hybrid architecture for low-power computation	2016	-1.419638010215436	14.846060308774259	624590
624890	EDA	high-level model of a wdma passive optical bus for a reconfigurable multiprocessor system	2000	-2.21875417376961	13.67369201225599	624917
625005	Arch	software defined radio – a high performance embedded challenge	2005	-2.1606463752128797	13.245356954877256	625032
625041	Robotics	design of a multi-soft-core based laser marking controller	2012	-0.8331425576995681	11.796565998451882	625068
625204	EDA	three-dimensional cache design exploration using 3dcacti	2005	-2.987216739441487	14.194179983817762	625231
625270	EDA	hardware pessimistic run-time profiling for a self-reconfigurable embedded processor architecture	2010	-2.1336934266530028	13.846977875417311	625297
625447	EDA	gpu-based acceleration of system-level design tasks	2009	-0.35803392988164096	11.460260801011035	625474
625480	Arch	regular 2d nasic-based architecture and design space exploration	2011	-3.247889515920882	12.820690150727515	625507
625576	Arch	pure type systems formalized	1993	-0.5649877267783288	12.61183092639743	625603
625607	Mobile	using renderscript and rcuda for compute intensive tasks on mobile devices: a case study	2013	-0.0995761069770854	13.115357973608553	625634
625626	Embedded	configuring a real time radio signal processor on an embedded system using compiled xml	2007	-2.85438560974872	11.367871387155368	625653
625784	Arch	universal rules guided design parameter selection for soft error resilient processors	2011	-3.0468182494700864	13.426781780238905	625811
625878	Arch	fcc-sdp: a fast close-coupled shared data pool for multi-core dsps	2007	-0.3303063107238049	13.857806327091565	625905
625879	Arch	a cfd-based tool for studying temperature in rack-mounted servers	2008	-3.0506965043369085	14.205346670685515	625906
625887	EDA	system-level modeling of energy in tlm for early validation of power and thermal management	2013	-2.568881706623813	13.631732118390348	625914
625924	Arch	a cycle-approximate, mixed-isa simulator for the kahrisma architecture	2012	-1.1616971528140103	13.121451452154353	625951
626017	HPC	a prefetching scheme for automatic repeat-request fault-tolerant on-chip network	2014	-3.0483636097179287	15.086305692022707	626044
626057	PL	software pipelining with register allocation and spilling	1994	0.01772011274113364	12.788792067188506	626084
626144	Arch	energy-efficient cluster computing via accurate workload characterization	2009	0.20466905316321676	15.08202836264009	626171
626304	EDA	dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications	2009	-2.164595900871695	14.368458247318086	626331
626347	EDA	an optimized page translation for mobile virtualization	2013	0.07509100573203129	13.867055392553446	626374
626457	Arch	reconfigurable computing: a survey of systems and software	2002	-1.3963963672480617	12.57395488575075	626484
626542	EDA	improving performance guarantees in wormhole mesh noc designs	2016	-1.196569706573331	14.669063399199956	626569
626633	HPC	efficiency analysis methodology of fpgas based on lost frequencies, area and cycles	2018	-0.07039031615447325	14.001474609047374	626660
626638	Arch	moving network protection from software to hardware: an energy efficiency analysis	2014	-2.2456402087067757	14.93713788529252	626665
626848	EDA	tabu search based on-chip communication bus synthesis for shared multi-bus based architecture	2006	-3.004930405956318	12.654230368401107	626875
626876	Arch	timing reconfigurable microarchitectures for power efficiency	2004	-0.7799548508843857	14.78374793082789	626903
627000	Arch	integer and control units for a gaas 32-bit risc processor	1983	-3.1018390221958887	12.665832950263374	627027
627236	EDA	definition and solution of the memory packing problem for field-programmable systems	1994	-2.5893250421780154	12.583052719120113	627263
627291	Arch	a first-order superscalar processor model	2004	0.33843238303359474	13.737548689247136	627318
627389	EDA	a novel soc design methodology combining adaptive software and reconfigurable hardware	2007	-2.0090845936002992	12.459637899170804	627416
627470	EDA	loop pipelining in hardware-software partitioning	1998	-1.3110363190778005	12.866566488556435	627497
627535	Arch	soc fpaa ic, pcb, and tool demonstration	2016	-2.9337381807625538	11.546003511350666	627562
627577	Arch	algorithms and architectures for parallel processing	2017	-0.3058962027592313	14.541080960713668	627604
627621	Arch	program phase directed dynamic cache way reconfiguration for power efficiency	2007	0.11277345149594915	14.61838851000493	627648
627710	HPC	task behaviour inputs to a heterogeneous multiprocessor scheduler	2015	0.30647186298627577	15.028325378860073	627737
627728	DB	data processing on fpgas	2013	-0.19339418938277544	12.198203630198787	627755
627745	Embedded	research on evaluation of parallelization on an embedded multicore platform	2009	0.2051536904504456	12.261472386101534	627772
627801	EDA	reshape: towards a high-level approach to design and operation of modular reconfigurable systems	2013	-2.273705398455037	12.362073870185654	627828
627972	HPC	an efficient hardware implementation of timsort and mergesort algorithms using high level synthesis	2017	-0.44000198543427776	11.598655783467262	627999
628404	Visualization	selecting spatiotemporal patterns for development of parallel applications	2012	0.1384131837151148	12.40951499570444	628431
628494	Embedded	mapping of synchronous dataflow graphs on mpsocs based on parallelism enhancement	2017	-1.6394686887616783	13.304385480676926	628521
628532	Arch	hardware implementation of loop trace and microprogram synthesis	1975	-1.9056847180260628	11.642470457846613	628559
628583	Robotics	power supply generation and battery management for energy efficient sdr	2008	-3.1581238953698416	13.997323558027492	628610
628777	EDA	prototyping with a bio-inspired reconfigurable chip	2004	-2.6887833009250164	11.649178682800612	628804
628847	Arch	efficient parallel embedded computing through look-ahead configured dynamic inter-processor connections	2006	-0.4202410336002792	13.270026749879664	628874
628949	Arch	energy-efficient data prefetch buffering for low-end embedded processors	2017	-0.22999013701597004	14.710691694798047	628976
629125	Arch	exploring many-core architecture design space for parallel discrete event simulation	2014	0.16336484280065114	13.268637762708519	629152
629153	EDA	microarchitectural synthesis of gracefully degradable, dynamically reconfigurable asics	1996	-3.1161527677840484	13.605427925567923	629180
629682	EDA	heterogeneous co-simulation of networked embedded systems	2004	-2.206607984539874	13.525968870351539	629709
629808	Arch	minimizing energy consumption of banked memories using data recomputation	2006	-0.3576443821568156	14.937165060060494	629835
629864	EDA	deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times	2008	-2.2625581171078397	11.575357953645591	629891
629894	HPC	energy-aware system synthesis for reconfigurable chip multiprocessors.	2007	-1.4549424776733533	12.918925597961394	629921
629896	EDA	run-time power consumption modeling for embedded multimedia systems	2005	-1.9962384573565133	13.451730748024412	629923
629970	EDA	raster: runtime adaptive spatial/temporal error resiliency for embedded processors	2013	-1.4436782650150954	14.49640520172016	629997
630078	Embedded	performance monitoring for multicore embedded computing systems on fpgas	2015	-0.3865603581243866	12.813172682525648	630105
630189	EDA	an enhanced network flow algorithm for temporal partitioning into reconfigurable architectures	2015	-1.3563244481315644	13.219579998266257	630216
630263	EDA	wavepipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines	2008	-1.0642534459106716	12.000990133525482	630290
630543	Arch	comparing performance metrics of a parallel ecc architecture vs. input data patterns and granularity	2012	-1.9278504472042168	13.468768935787661	630570
630849	Arch	energy efficient d-tlb and data cache using semantic-aware multilateral partitioning	2003	0.22087500447049746	14.365180057617696	630876
630950	HPC	make larger vector register sizes new challenges?: lessons learned from the area of vectorized lightweight compression algorithms	2018	0.06341421503860548	12.120899091153332	630977
631272	Arch	design of last-level on-chip cache using spin-torque transfer ram (stt ram)	2011	-1.187069281447885	14.941077835026816	631299
631387	EDA	tree-based partitioning approach for network-on-chip synthesis	2011	-2.411890415424099	14.590465242718956	631414
631419	Arch	nizcache: energy-efficient non-uniform cache architecture for chip-multiprocessors based on invalid and zero lines	2018	-0.5625672359454895	15.118802232864576	631446
631467	HPC	using an adaptive hpc runtime system to reconfigure the cache hierarchy	2014	0.4287017609521268	13.835487682724438	631494
631524	EDA	smyleref: a reference architecture for manycore-processor socs	2013	-1.7400981964074222	13.028458955828414	631551
631603	HPC	evaluating openmp support costs on mpsocs	2010	0.12977832919168916	12.445931232098891	631630
631607	Arch	the ultrasparc t1 processor: cmt reliability	2006	-2.679795841761015	14.668706294117198	631634
631726	Arch	asip acceleration for virtual-to-physical address translation on rdma-enabled fpga-based network interfaces	2015	-0.7807695107204486	13.570113338593133	631753
631815	EDA	a performance model and code overlay generator for scratchpad enhanced embedded processors	2010	-0.7974609797734107	13.719466485248176	631842
632001	Arch	reduced-instruction set multi-microcomputer system	1984	-1.5401851648884253	11.892808495052051	632028
632016	Arch	faster run-time reconfiguration management	2013	-0.8922230834972013	13.467909561605985	632043
632064	Arch	multilevel optimization of pipelined caches	1997	-0.31487607331571	14.109283183686161	632091
632219	HPC	a banked-promotion tlb for high performance and low power	2001	-0.5026770593353739	14.657003511552857	632246
632284	EDA	agom: a novel method of embedded system communication architecture design in system level design	2006	-2.495328213837197	12.231749136191127	632311
632286	HPC	modeling the performance of geometric multigrid stencils on multicore computer architectures	2015	-0.23814043199054544	11.323797638463962	632313
632354	EDA	automatic parallelization of a petri net-based design representation for high-level synthesis	1996	-1.2986232508230906	11.863207091781346	632381
632469	EDA	using integer linear programming in test-bench generation for evaluating communication processors	2009	-1.5545004680969896	12.320644347122906	632496
632875	Arch	a narrative of uvm testbench environment for interconnection routers: a practical approach	2016	-3.150629832760389	11.752463521765359	632902
632935	Embedded	a scalable bandwidth aware architecture for connected component labeling	2010	-1.6689889792090185	12.325760564294416	632962
632952	Embedded	a performance evaluation of multi-programming model on a multicore system with virtual machines	2014	0.001114183934347538	12.650074423543606	632979
633125	Arch	shared memory cache organizations for reconfigurable computing systems	2009	0.3929703056743059	12.958551670170106	633152
633214	EDA	an analytical dynamic scaling of supply voltage and body bias based on parallelism-aware workload and runtime distribution	2009	-1.1084805516404193	14.896369921116667	633241
633341	HPC	refine: realistic fault injection via compiler-based instrumentation for accuracy, portability and speed	2017	-3.068435162716589	13.891881701518535	633368
633378	DB	on the consolidation of mixed criticalities applications on multicore architectures	2017	-0.42301694865205	14.46080938518377	633405
633385	EDA	fpga realization of a cordic based fft processor for biomedical signal processing	2001	-2.310922219392068	11.900555030650857	633412
633458	Arch	a microprogram simulator and compiler for an enhanced version of tanenbaum's mic-1 machine	1995	-2.3188496864800743	11.607660550425978	633485
633561	EDA	flexible reconfigurable on-chip networks for multi-core socs	2018	-2.8762589640581164	14.03394876525227	633588
633567	Metrics	systems performance measurement on pci pamette	1997	-1.244154151306904	13.142370927589436	633594
633583	Arch	design challenges for high-performance network interfaces - guest editors' introduction.	1998	-2.2638336285841025	13.44767233782656	633610
633669	DB	twinpcg: dual thread redundancy with forward recovery for preconditioned conjugate gradient methods	2016	-2.392224527780923	14.2274648709945	633696
634177	Mobile	optimizing the performance of sensor network programs through estimation-based code profiling	2017	-1.2677151720415116	14.741398453383116	634204
634642	Arch	contutto: a novel fpga-based prototyping platform enabling innovation in the memory subsystem of a server class processor	2017	-0.8068089334227128	13.370572055491175	634669
634645	Embedded	on the cost of freedom from interference in heterogeneous socs	2018	0.2142707920631524	14.483553927047545	634672
634667	EDA	exploring virtual-channel architecture in fpga based networks-on-chip	2011	-2.3185798029453584	14.873656786636394	634694
634705	Embedded	a comparative study of modelling at different levels of abstraction in system on chip designs: a case study	2004	-2.6581814062809466	11.62232625278781	634732
634811	Arch	asynchronous bft for low power networks on chip	2010	-3.279267611140365	14.581839120933818	634838
634911	EDA	automating the layout of reconfigurable subsystems using circuit generators	2005	-2.930807406988273	12.415735474045789	634938
634960	EDA	3d scheduling based on code space exploration for dynamically reconfigurable systems	2002	-1.6901740375690426	13.488675620974252	634987
635076	EDA	a 66 mhz pa-pisc embedded controller with 80486dx-like bus interface	1994	-2.8867542724584987	12.230067300222654	635103
635309	EDA	avoiding game over: bringing design to the next level	2012	-3.0681205563993608	11.538108474612994	635336
635489	Arch	r16: a new transputer design for fpgas	2005	-1.0807662359537806	12.397235260894004	635516
635517	Arch	the illiac iv processing element	1969	-1.4065785811340918	11.480227175359342	635544
635518	EDA	electronic system-level synthesis methodologies	2009	-3.2123821477812737	11.83187326477643	635545
635607	HPC	smat: an input adaptive auto-tuner for sparse matrix-vector multiplication	2013	-0.09690670656536404	11.297626200049528	635634
635814	EDA	a software configurable coprocessor-based state-space controller	2015	-2.2597432420628216	11.949915070319813	635841
635832	EDA	improving dsp performance with a small amount of field programmable logic	2003	-2.2842116334457327	13.152671687075493	635859
635865	Vision	features of optical interconnects in distributed-shared memory organized mimd architectures: the ultimate goal	1997	-0.3142889337698501	12.04885860907568	635892
635870	Embedded	power analysis of embedded operating systems	2000	-1.4616964189550958	13.817333486059288	635897
635879	Arch	a case for fame: fpga architecture model execution	2010	0.2914008235920957	13.118737279149446	635906
636157	EDA	refinement-based formal verification of asynchronous wrappers for independently clocked domains in systems on chip	2001	-3.1686684879634064	13.419545660445484	636184
636264	Robotics	utilizing nops for online deterministic testing of simple processing cores	2015	-0.34223096861260194	13.985606050375928	636291
636282	EDA	automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units	2002	-2.4290087461034053	11.632101271003751	636309
636404	Theory	architectural evaluation of a universal host computer munap	1986	-0.622625452399489	12.111766223064684	636431
636459	NLP	a framework for fast hardware-software co-simulation	2001	-1.99446770564296	11.561111559272854	636486
636749	EDA	high-level languages: the future or a passing fad?	2007	-3.1017763841559853	12.482772408383846	636776
636915	EDA	open-people: an open platform for estimation and optimizations of energy consumption	2012	-2.7325477313683786	13.674870088429365	636942
637063	EDA	using a reconfigurable field programmable gate array to demonstrate boundary scan with built in self test	1995	-3.1531609650690817	12.060790486048358	637090
637178	PL	vliw compilation techniques in a superscalar environment	1994	0.3869195839801036	12.900779101630292	637205
637499	Arch	conservative row activation to improve memory power efficiency	2013	0.14259664567885652	14.748286654449187	637526
637577	Arch	adaptive vp decay: making value predictors leakage-efficient designs for high performance processors	2007	-0.8167197494761498	14.96431437397958	637604
637678	EDA	configurable links for runtime adaptive on-chip communication	2009	-2.250381843949401	15.02856667423691	637705
637711	HPC	inter-process communication using pipes in fpga-based adaptive computing	2010	-1.340668431427971	13.459650039472491	637738
638005	HPC	an application specific processor for montecarlo simulations	2007	-0.6859486677676075	11.664627451789979	638032
638184	Theory	dynamic data split: a crosstalk suppression scheme in tsv-based 3d ic	2017	-0.48330394361400203	14.68932361659911	638211
638288	EDA	defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology	2008	-2.8372995673510744	14.293680717305946	638315
638355	Embedded	experimental evaluation of gpus radiation sensitivity and algorithm-based fault tolerance efficiency	2013	-0.13378607597468445	11.847749645021697	638382
638795	Embedded	a powersaving dvfs algorithm based on operational intensity for embedded systems	2015	-0.8035788146938356	15.075298855639124	638822
639156	EDA	a tile-based processor architecture model for high-efficiency embedded homogeneous multicore platforms	2010	-0.8138342782687307	12.253446689146873	639183
639201	EDA	agenda: an attribute grammar driven environment for the design automation of digital systems	1998	-2.418475580074941	11.32575013166433	639228
639296	EDA	access pattern-based code compression for memory-constrained systems	2008	-1.010517198883216	13.844697709030507	639323
639586	EDA	exploiting abstraction for efficient formal verification of dsps with arrays of reconfigurable functional units	2011	-2.2747922349046377	11.774611796677144	639613
639657	Embedded	dynamic scheduling of stream programs on embedded multi-core processors	2012	0.0630226794419287	13.982036139810324	639684
639660	EDA	design space exploration of partially re-configurable embedded processors	2007	-2.615357404572899	12.649947721990866	639687
639801	HPC	efficient implementation of sorting on multi-core simd cpu architecture	2008	-0.11000730541087828	11.575921497737895	639828
640091	EDA	improving pipelined soft processors with multithreading	2007	-0.6824194898248019	12.923303063980141	640118
640220	EDA	creating a power-aware structured asic	2004	-2.8844879860015205	13.644575276100294	640247
640252	EDA	fast and efficient power estimation model for fpga based designs	2018	-2.146974773864416	13.066777373231847	640279
640377	Arch	kilo-instruction processors: overcoming the memory wall	2005	-0.8196473602338513	14.32109868937221	640404
640604	Arch	systematic methodology for exploration of performance - energy trade-offs in network applications using dynamic data type refinement	2007	-1.238208012767626	13.779971121139695	640631
640728	EDA	rapid design of testable, high-performance/capacity associative memories	1990	-3.0682826379466825	11.895075304675753	640755
640737	HPC	a customized gpu acceleration of the princeton ocean model	2014	0.3722278181043664	11.371564173472875	640764
640968	Logic	verification of the ibm risc system/6000 by a dynamic biased pseudo-random test program generator	1991	-3.2977323626478	11.309977824101438	640995
641109	EDA	system co-design and co-analysis approach to implementing the xdr memory system of the cell broadband engine processor; realizing 3.2 gbps data rate per memory lane in low cost, high volume production	2007	-3.1015950714066287	13.128290076748435	641136
641229	Arch	multiple precision floating-point arithmetic on simd processors	2017	-0.8216353144035731	11.55828648179656	641256
641232	HPC	hybrid parallel sort on the cell processor	2008	0.06315182252655502	11.34925568690631	641259
641335	EDA	self-configuration of a large area integrated multiprocessor system for video applications	2000	-3.1555411806027203	13.148914570650037	641362
641353	Embedded	realtime configuration code decompression for dynamic fpga self reconfiguration: evaluation and implementation	2005	-2.4461262367858128	12.931404595363796	641380
641433	Arch	instruction shuffle: achieving mimd-like performance on simd architectures	2012	0.2565890429747357	13.431438692769142	641460
641497	Arch	efficient resource utilization for an extensible processor through dynamic instruction set adaptation	2008	-0.7428562299406615	13.562173466740768	641524
641668	Arch	fast, frequency-based, integrated register allocation and instruction scheduling	2008	0.2338380108035121	13.280622908648805	641695
641917	EDA	hardware-dependent software synthesis for many-core embedded systems	2009	-1.9693099397010048	12.007835786664545	641944
641933	EDA	content-driven memory pressure balancing and video memory power management for parallel high efficiency video coding	2014	-0.7260635226042854	14.675664093532856	641960
641953	EDA	system-on-a-chip cosimulation and compilation	1997	-2.7432732642452278	12.000462305025636	641980
642091	EDA	analytic processor model for fast design-space exploration	2015	0.010905667471942687	13.070920075396204	642118
642105	Arch	manifold: a parallel simulation framework for multicore systems	2014	-0.5892683793898822	12.630542189746427	642132
642110	Arch	openpr: an open-source partial-reconfiguration toolkit for xilinx fpgas	2011	-1.7284522856664597	11.798871248878882	642137
642329	EDA	infrastructure for dynamic reconfigurable systems: choices and trade-offs	2006	-2.460364108903052	12.809650476114449	642356
642463	Embedded	vlsi implementation of a real-time operating system	1997	-1.6685822937665449	12.853436295827446	642490
642635	Vision	prototyping methodology with motion estimation algorithm	2016	0.16055207902549584	11.842274285230765	642662
642707	EDA	evaluating design trade-offs in customizable processors	2009	-1.8147006729315405	13.150065091647306	642734
642794	Graphics	low cost data acquisition and control systems for the computer hobbyist	1977	-3.1969656449670243	11.543244351896332	642821
643025	EDA	exploiting outer loops vectorization in high level synthesis	2015	-0.13221970243152478	12.359634858366329	643052
643094	Logic	noc-dpr: a new simulation tool exploiting the dynamic partial reconfiguration (dpr) on network-on-chip (noc) based fpga	2018	-2.898115357584334	14.468990064950885	643121
643222	Embedded	energy savings through embedded processing on disk system	2006	0.09867636192783896	14.20571417072474	643249
643334	EDA	multi-level mpsoc modeling for reducing software development cycle	2013	-1.379815746313954	13.083079070390848	643361
643436	EDA	a multi-objective strategy for concurrent mapping and routing in networks on chip	2009	-2.373738739316691	14.85325913122257	643463
643787	HPC	regular schedules for scalable design of iir filters	1993	-1.9768921293939303	11.299303961176019	643814
643910	HPC	hardware-software coherence protocol for the coexistence of caches and local memories	2012	0.05248719472718588	14.07773030882907	643937
643926	EDA	three-dimensional image processing vlsi system with network-on-chip system and reconfigurable memory architecture	2011	-2.8493627987234698	12.900838902975162	643953
644117	Arch	guest editors' introduction: hot chips 19	2008	-2.7374460061576382	13.230618193345402	644144
644195	EDA	simulation-based hw/sw co-debugging for field-programmable systems-on-chip	2013	-1.8442106345250424	12.174538824246106	644222
644262	Arch	wom-code solutions for low latency and high endurance in phase change memory	2016	-0.1304357735965304	15.03192076813538	644289
644365	HPC	a customized processor for energy efficient scientific computing	2012	-0.13408989194320473	12.445219253759243	644392
644490	Arch	location cache design and performance analysis for chip multiprocessors	2011	-0.6334495189545495	14.700597955452368	644517
644501	EDA	performance optimisation strategies for automatically generated fpga accelerators for biomedical models	2016	-0.7482735085043796	11.724342329403665	644528
644676	EDA	networks on chip design for real-time systems	2014	-2.0212042890368958	14.626049589544994	644703
644717	HPC	a three step blind approach for improving high performance computing systems' energy performance	2014	-0.6438309700437668	14.15825271654468	644744
644726	EDA	a fault-tolerant core mapping technique in networks-on-chip	2013	-2.9258625412904014	14.668055091650329	644753
644921	HPC	a two-step genetic algorithm for mapping task graphs to a network on chip architecture	2003	-2.045338241739412	14.016864327659473	644948
644970	HPC	iacm: integrated adaptive cache management for high-performance and energy-efficient gpgpu computing	2016	0.48118788328806	14.594165692385644	644997
645080	HPC	hardware system of the earth simulator	2004	-2.537439692853043	13.967046818136044	645107
645214	Arch	a cycle-level simt-gpu simulation framework	2012	0.3290310543137145	12.16427047726597	645241
645334	Arch	an introduction to an array memory processor for application specific acceleration	2017	-0.6866714743186345	13.160409070548415	645361
645372	Arch	co-designs of parallel rijndael	2011	-2.7125362343559685	11.647273163098445	645399
645487	Embedded	low-power color tft lcd display for hand-held embedded systems	2002	-2.9484043419695727	14.315439098533654	645514
646182	EDA	arcs: an architectural level communication driven simulator	2004	-2.6553623313571246	11.869458002834275	646209
646221	SE	a high-level virtual platform for early mpsoc software development	2009	-1.3970754376523482	12.271489988705678	646248
646244	EDA	cyclist: accelerating hardware development	2017	-0.6949491974630886	12.958541985830298	646271
646382	Robotics	implementation of flexray cc and bg protocols with application to a robot system	2008	-2.8646602408945263	12.149236173017593	646409
646417	Arch	fault mitigation schemes for future spaceflight multicore processors	2012	-2.9684498841585247	13.44565724065424	646444
646582	HPC	towards fine-grained dynamic tuning of hpc applications on modern multi-core architectures	2017	-0.5004906895956894	14.770099235032179	646609
646613	EDA	shakti processors: an open-source hardware initiative	2016	-1.5708001542187842	11.958481727294775	646640
646741	HPC	performance scaling variability and energy analysis for a resilient ulfm-based pde solver	2016	-2.504830706309866	14.288923073111965	646768
646790	Arch	early application performance at the hartree centre with the openpower architecture	2016	0.4618368564846175	11.436057824827962	646817
646999	Arch	an analysis of on-chip interconnection networks for large-scale chip multiprocessors	2010	-0.6246526509720982	14.255323867732699	647026
647147	EDA	usinf node replication to improve circuit's partition in distributed logic simulation	1998	-0.5200296443031713	12.351413307437833	647174
647298	Embedded	leakage-aware scheduling for (m, k)-firm real-time systems	2010	-0.13956746390183075	11.321218013847695	647325
647393	EDA	data assignment and access scheduling exploration for multi-layer memory architectures	2004	-1.9931239553285516	13.147777612061946	647420
647423	Embedded	dynamic mapping and ordering tasks of embedded real-time systems on multiprocessor platforms	2004	-1.4372933446722445	13.80465753047487	647450
647437	Arch	software systems for scalable computers	1999	0.3194658628401031	12.248901958194685	647464
647513	EDA	fpga implementation of k-winners-take-all neural network based on linear programming formulation	2016	-2.37666579727279	11.513465900975303	647540
647545	HPC	parallel compiled event driven vhdl simulation	1998	0.4527243738882765	12.424886313351655	647572
647554	Arch	a multi-objective approach for software/hardware partitioning in a multi-target tracking system	2015	-1.4334162747677093	13.408676994551001	647581
647832	Arch	a distributed processor state management architecture for large-window processors	2008	0.4055359071966275	14.222304181270573	647859
647844	EDA	automatic generation of run-time parameterizable configurations	2008	-2.5055977380998717	12.480672658314447	647871
647861	EDA	nterface synthesis: issues and approaches	2000	-2.940197779478004	11.544735577849677	647888
648619	EDA	imosim: exploration tool for instruction memory organisations based on accurate cycle-level energy modelling	2012	-1.3901100355896567	13.815352372570699	648646
648725	Metrics	a highly or-parallel inference machine (multi-asca) and its performance evaluation: an architecture and its load balancing algorithms	1994	-0.7880181426349281	12.6952433375723	648752
648828	EDA	subsettrio: an evolutionary, geometric, and statistical benchmark subsetting framework	2011	-1.9399841732260659	13.128478585604418	648855
649024	Arch	the clipper processor: instruction set architecture and implementation	1989	-1.8405207401573704	11.79319282663445	649051
649039	EDA	computer aided design of fault-tolerant application specific programmable processors	2000	-3.1288855468394714	13.467698506536024	649066
649086	EDA	code generation for a dual instruction set processor based on selective code transformation	2003	-0.5484686166593413	13.627728274621193	649113
649171	EDA	predator: a predictable sdram memory controller	2007	-1.5213511815104692	14.218296422842892	649198
649315	EDA	on-chip communication topology synthesis for shared multi-bus based architecture	2005	-2.6470932242221963	13.6070742019439	649342
649394	Arch	efficient k nearest neighbor algorithm implementations for throughput-oriented architectures	2018	0.4827151191031626	11.687692384148662	649421
649494	HPC	mapping computer-vision-related tasks onto reconfigurable parallel-processing systems	1992	-0.8659238883996273	12.662769790593545	649521
649572	Arch	analytic performance modeling for a spectrum of multithreaded processor architectures	1995	0.20857316861141573	13.189792469166212	649599
649783	Graphics	design considerations for digital's powerstorm graphics processor	1996	-1.8611535556514132	11.56845533021163	649810
649813	Arch	jam - just another microsequencer	1985	-2.209336344703575	13.286397151847046	649840
649914	Arch	salad: achieving symmetric access latency with asymmetric dram architecture	2017	0.07008993040612799	15.017239566965033	649941
649933	Arch	declarative data-parallel programming with the accelerator system	2010	-0.9527155114045112	12.017095160919537	649960
650050	EDA	implementation of trigonometric custom functions hardware on embedded processor	2013	-1.8854688251118277	11.802424558224475	650077
650230	EDA	the chimaera reconfigurable functional unit	1997	-1.3763471176248905	13.118105950137053	650257
650321	EDA	tconmap: technology mapping for parameterised fpga configurations	2015	-2.8608838489675845	12.233188086282432	650348
650567	EDA	integrating communication protocol selection with partitioning in hardware/software codesign	1998	-2.1469053928540656	13.3115032363823	650594
650659	HPC	communication optimization of iterative sparse matrix-vector multiply on gpus and fpgas	2015	-0.2008546286260824	11.75784321364447	650686
650699	Embedded	development of general-purpose processing element and network-based dataflow processing system: part two	2009	-0.15990411800383472	12.958247342282915	650726
650746	EDA	dynamic cache reconfiguration based techniques for improving cache energy efficiency	2013	-0.7211217949310279	14.969356606400249	650773
650798	Embedded	dynamic scratch-pad memory management with data pipelining for embedded systems	2009	-0.16344669841381193	13.692409325607526	650825
651002	HPC	offloading collective operations to programmable logic	2017	0.4720293993145842	12.747461973408178	651029
651128	Arch	characterization of transient error tolerance for a class of mobile embedded applications	2014	-3.2051476257100644	13.523298553919528	651155
651349	EDA	code transformations for reduced data transfer and storage in low power realisations of mpeg-4 full-pel motion estimation	1998	-2.0274373071065535	12.906810050857413	651376
651453	Arch	massive parallelization of spice device model evaluation on gpu-based simd architectures	2008	-0.9698903293076384	11.501579670152047	651480
651589	EDA	buraq: a re-configurable processor toolkit for vllw architectures	2002	-2.0006276533398344	11.962962770629494	651616
651905	HPC	decentralized agent based re-clustering for task mapping of tera-scale network-on-chip system	2012	-1.374852331952347	14.994793045826581	651932
652026	EDA	neurostream: scalable and energy efficient deep learning with smart memory cubes	2018	-0.5821771381544077	13.2368383811365	652053
652090	EDA	architectural partitioning for system level synthesis of integrated circuits	1991	-3.1970919640942808	11.764003625300832	652117
652107	Arch	a low-energy approach for context memory in reconfigurable systems	2010	-1.045916325699102	14.088102297861354	652134
652115	Arch	a first look at the interplay of code reordering and configurable caches	2005	-0.17024718515829548	13.758968052125065	652142
652338	Embedded	timing organization of a real-time multicore processor	2017	0.3516164549215738	14.109389308139667	652365
652377	PL	the transmogrifier c hardware description language and compiler for fpgas	1995	-1.7194672329078435	11.656590897084456	652404
652651	Visualization	"""comparing serial computers, arrays, and networks using measures of """"active resources"""""""	1982	-1.984479758110896	11.3766383075284	652678
652831	Arch	energy-efficient hybrid wakeup logic	2002	0.3788319338863594	14.729035086473804	652858
652835	Arch	prediction hybrid cache: an energy-efficient stt-ram cache architecture	2016	-0.1113222099154752	14.92815611362082	652862
652840	EDA	leveraging firmware in multichip systems to maximize fpga resources: an application of self-partial reconfiguration	2008	-2.812115380274018	12.775110155074778	652867
652883	EDA	sesam extension for fast mpsoc architectural exploration and dynamic streaming applications	2010	-1.1376175733339025	13.069231037115573	652910
652913	EDA	uniform execution environment for dynamic reconfiguration	1999	-1.6525317576971084	12.689632159178727	652940
653386	Graphics	development and analysis of an interactive physical modeling benchmark set	2006	-1.075259936302849	11.453295515225706	653413
653392	EDA	an efficient implementation of reactivity for modeling hardware in the scenic design environment	1997	-2.105971254704818	11.578095127088707	653419
653460	EDA	energy efficient parameterized fft architecture	2013	-1.9553601326561976	13.556897170422973	653487
653680	HPC	streammr: an optimized mapreduce framework for amd gpus	2011	0.4952990862485589	11.933123432093778	653707
653712	PL	a dynamic programming approach to optimal retargetable code generation for irregular architectures	2002	-1.40031841514942	12.622757965222275	653739
653771	EDA	performance of sorting algorithms on the src 6 reconfigurable computer	2005	-0.9672982608594342	11.980289469663784	653798
653853	Embedded	reliability-driven system-level synthesis of embedded systems	2010	-2.875516778193345	13.74233272229894	653880
653882	Embedded	an automated power emulation framework for embedded software - detecting power-critical code regions and optimizing software-induced power consumption peaks	2011	-1.956210273483614	14.706975790339847	653909
654080	EDA	on the design of a self-reconfigurable sopc based cryptographic engine	2004	-2.6406450964133046	13.3591443644202	654107
654234	HPC	analysis of computing and energy performance of multicore, numa, and manycore platforms for an irregular application	2013	0.0029683398739207586	12.700989528819669	654261
654311	Embedded	esimu: a fast and accurate energy consumption simulator for real embedded system	2007	-1.5783270461351002	13.175271344318187	654338
654374	OS	adaptive garbage collection for battery-operated environments	2002	-0.7589187247916909	15.074118962157245	654401
654407	Arch	scalable parallel simulation of networks on chip	2013	0.2168246198762062	13.181077940124721	654434
654414	Arch	rx stack accelerator for 10 gbe integrated nic	2012	-2.6709572644842834	14.094759936924472	654441
654454	HPC	aequitas: coordinated energy management across parallel applications	2016	0.25827625055728554	14.317125685745824	654481
654485	HPC	a vision-application adaptable computer concept and its implementation in freetiv computer	2002	-1.134906957208782	11.685411750981984	654512
654720	EDA	efficient parallel logic simulation techniques for the connection machine	1990	-1.0335870284476654	11.568889307179498	654747
654933	EDA	a hardware accelerator for k-th nearest neighbor thinning	2008	-0.5903757421189589	12.629080149493833	654960
654989	HPC	leveraging nvlink and asynchronous data transfer to scale beyond the memory capacity of gpus	2017	0.217158430901228	11.46277947860476	655016
655009	EDA	an automatic fpga design and implementation framework	2013	-3.056666108104769	12.014135995558526	655036
655270	EDA	a reuse-aware prefetching scheme for scratchpad memory	2011	-0.1178752978650945	14.519349048379034	655297
655290	Arch	guest editors' introduction: hot interconnects	1995	-3.1970053019300706	13.235303258231205	655317
655292	EDA	affinity-driven system design exploration for heterogeneous multiprocessor soc	2006	-2.16437871468517	12.02534524470253	655319
655474	EDA	on energy efficiency of reconfigurable systems with run-time partial reconfiguration	2010	-0.8714019366728197	14.50160747072565	655501
655586	EDA	massively parallel array processor for logic, fault, and design error simulation	1995	-1.4898526097074103	11.839297688282606	655613
655751	EDA	stl - a high level language for simulation and test	1986	-2.388090544160248	11.401719411321961	655778
655802	EDA	optimization methodologies for complex fpga-based signal processing systems with cal	2011	-1.802086802216899	12.372872029103176	655829
655829	EDA	domain-specific high-level modeling and synthesis for atm switch prototyping	1997	-2.6137897589277213	11.753744224038947	655856
655844	EDA	gpep: graphics processing enhanced pattern-matching for high-performance deep packet inspection	2011	0.2341499011737133	13.59117204782281	655871
655856	Embedded	an approach to improve accuracy of source-level tlms of embedded software	2011	-1.1151531780415824	12.514909918617105	655883
656010	EDA	simplifying physical realization of gaussian particle filters with block-level pipeline control	2005	-1.7888959967151317	12.578311703063505	656037
656184	EDA	systematic test program generation for soc testing using embedded processor	2003	-2.3424583419940097	12.574507668108465	656211
656236	Visualization	opencl and cuda software implementations of encryption/decryption algorithms for ipsec vpns	2016	0.3807943048086495	12.59802118996414	656263
656606	EDA	co-simulation ofwireless local area network terminals with protocol software implemented in sdl	2005	-2.304201412342873	13.58458699994434	656633
656689	EDA	analysis and runtime management of 3d systems with stacked dram for boosting energy efficiency	2012	-1.2019529773922866	14.848832963389244	656716
656719	Arch	tlsync: support for multiple fast barriers using on-chip transmission lines	2011	-2.8400714393127964	14.52707337486705	656746
656773	Arch	scalable and modular pervasive logic/firmware design	2012	-2.0896701550683385	13.126707582337973	656800
656780	HPC	distant-based resource placement in product networks	2007	0.2580605595444252	11.703429315972592	656807
656986	Embedded	towards the use of litmus rt as a testbed for multiprocessor scheduling in energy harvesting real-time systems	2017	-0.19198041810315927	14.847363925507231	657013
657066	EDA	smart: tools and methods for synthesis of vlsi chips with processor architecture	1988	-2.4588600469985544	11.526441799036322	657093
657123	EDA	a process infrastructure for architecture analysis and embedded processor development to support a technology insertion process	1997	-2.9085546596736056	11.972358121447899	657150
657136	HPC	design and evaluation of a multimedia computing architecture based on a 3d graphics pipeline	2002	-1.7815782624861656	12.775751257675838	657163
657259	EDA	design and evaluation of an energy-delay-area efficient datapath for coarse-grain reconfigurable computing systems	2009	-2.804704345408364	12.759719273304881	657286
657372	EDA	design-space exploration of low power coarse grained reconfigurable datapath array architectures	2000	-2.3426202401758736	13.113280308737707	657399
657380	EDA	nnsim: fast performance estimation based on sampled simulation of gpgpu kernels for neural networks	2018	0.0271452163133355	12.787545656798926	657407
657551	Arch	the impact of grain size on the efficiency of embedded simd image processing architectures	2004	-1.1988743069763923	12.752971449304868	657578
657594	EDA	application-specific memory partitioning for joint energy and lifetime optimization	2012	-0.8932026212939485	15.074837401146386	657621
657973	EDA	system-level issues for software thread integration: guest triggering and host selection	1999	0.2173307109741792	12.776527161838214	658000
657985	EDA	a codesign back-end approach for embedded system design	2000	-2.401016147064079	12.500817703544678	658012
658204	Arch	towards run-time flexible risk management systems on hybrid platforms	2015	-0.9171518524761132	11.52539088487318	658231
658438	Arch	tuning garbage collection in an embedded java environment	2002	-0.0912764912798547	14.934837026291484	658465
658570	Arch	parallelization of cycle-based logic simulation	2017	-1.0926365624657652	11.422101675254789	658597
658600	Visualization	the 4d-mp graphics superworkstation: computing+graphics=40 mips+mflops and 100000 lighted polygons per second	1988	-1.2959614432765711	11.511635184093645	658627
658677	EDA	dynamic reconfiguration optimisation with streaming data decompression	2010	-1.432157291652098	13.899538183373714	658704
658703	Embedded	hierarchical data structure-based timing controller design for plasma display panels	2010	-1.2456333363985657	12.498304604618056	658730
658707	EDA	applying smt-based verification to hardware/software partitioning in embedded systems	2016	-2.9437758629875015	11.4731714386128	658734
658719	PL	syntax-driven implementation of software programming language control constructs and expressions on fpgas	2006	-1.4574343151575937	11.447711973098581	658746
658823	EDA	a control-based methodology for power-performance optimization in nocs exploiting dvfs	2015	-1.847120396834244	15.014591172537036	658850
658849	HPC	the sunway taihulight supercomputer: system and applications	2016	0.32686352975323696	11.529429269877932	658876
659163	Arch	a parallel computer architecture for real-time control applications in grasping and manipulation	1993	-1.5729216396988936	13.959766170889795	659190
659367	Arch	phase coupling for horizontal microcode generation	1987	-0.7165873131217523	12.111639802723111	659394
659531	Arch	adventures with a reconfigurable research platform	2007	-0.4778000231911038	12.138340136063444	659558
659608	EDA	design of a scalable rf microarchitecture for heterogeneous mpsocs	2012	-2.5730537156775606	15.053029982488491	659635
659748	EDA	a framework for teaching (re)configurable architectures in student projects	2002	-2.9061718109930754	11.478030445919915	659775
659819	Embedded	design and implementation of embedded mvb-ethernet interface	2011	-2.4287491537236447	11.306042003377984	659846
659854	EDA	automatic controller detection for large scale rtl designs	2013	-3.2135490460169995	11.5466836097912	659881
659920	Arch	how many operation units are adequate?	1991	-1.6456600198816385	11.372012340350285	659947
659972	EDA	optimized generation of data-path from c codes for fpgas	2005	-2.0237148355545242	12.456243879585912	659999
660194	HPC	high performance and alleviated hot-spot problem in processor frontend with enhanced instruction fetch bandwidth utilization	2006	-0.36077432504879103	14.782903809903894	660221
660357	EDA	architecture and design flow for a debug event distribution interconnect	2012	-2.728678421930092	14.140083808607907	660384
660691	Embedded	prioritized access arbitration to shared resources on integrated software systems in multicore environments	2012	0.11939968309993683	13.443832365427964	660718
660695	Arch	exploiting address compression and heterogeneous interconnects for efficient message management in tiled cmps	2010	-1.7985890442658732	15.031403481498673	660722
660835	Arch	iaim: an intelligent autonomous instruction memory with branch handling capability	2008	-0.1249881003551572	13.094437948762033	660862
660869	Metrics	towards understanding algorithmic factors affecting energy consumption: switching complexity, randomness, and preliminary experiments	2005	-0.590414250355804	14.734956384252007	660896
660941	Arch	the architecture of faim-1	1987	-0.6323922994697786	12.181134261116242	660968
661014	Arch	performance evaluation of a java chip-multiprocessor	2008	-0.11129118689451256	13.016301592286256	661041
661140	EDA	livesynth: towards an interactive synthesis flow	2016	-2.669026445120198	12.689161326260267	661167
661184	Arch	design and realization of a two-level 64k byte ccd memory system for microcomputer applications	1980	-2.4266967730028166	12.301477020274625	661211
661265	EDA	"""new area management method based on """"pressure"""" for plastic cell architecture"""	2005	-2.824637046226415	12.324486976528954	661292
661314	EDA	enabling on-chip diversity through architectural communication design	2004	-2.9265176758019136	14.156656936273146	661341
661454	HPC	some results in memory conflict analysis	1989	-0.12702129116892427	11.712654287184666	661481
661689	EDA	a shogi processor with a field programmable gate array	2000	-1.7147379502165545	11.995640660150073	661716
661842	Arch	deep: an exascale prototype architecture based on a flexible configuration	2012	0.16464756868484756	12.241845593345554	661869
661926	Arch	a black-box approach to energy-aware scheduling on integrated cpu-gpu systems	2016	-0.3750684088211319	14.759858317790837	661953
661996	EDA	application-specific architectures for field-programmable vlsi technologies	1994	-3.2134588563715405	13.107709266130133	662023
662257	DB	micro implementation of join operation at clustering nodes of heterogenous sensor networks	2009	-0.5635467351196697	12.267223142988966	662284
662485	Embedded	reducing the complexity of dataflow graphs using slack-based merging	2017	-1.0458203851836865	12.727331512205394	662512
662531	EDA	multi-objective kernel mapping and scheduling for morphable many-core architectures	2016	-1.1665674414707177	14.483972765070035	662558
662711	HPC	rapid prototyping of high performance signal processing applications	2011	-1.781910202255355	12.122151049716251	662738
662894	HPC	just say no: benefits of early cache miss determination	2003	0.35440164579758954	14.359262716391349	662921
663109	Robotics	towards self-adaptive mpsoc systems with adaptivity throttling	2015	-0.5440928693882527	14.74310434056626	663136
663341	HPC	power efficient large matrices multiplication by load scheduling on multi-core and gpu platform with cuda	2009	-0.3128842999402152	12.676447289477641	663368
663641	EDA	evaluating the effects of single event upsets in soft-core gpgpus	2016	-3.3100894664762284	13.397709012657824	663668
663680	HPC	the 2nd generation intel core processor. architectural features supporting hpc	2011	0.4002694667227916	12.385736644376895	663707
663708	SE	intel® ibist, the full vision realized	2009	-3.2663146680457595	12.36047165326567	663735
663982	EDA	unifying partitioning and placement for sat-based exploration of heterogeneous reconfigurable socs	2011	-2.379062591269611	12.487843062447903	664009
663984	Arch	reducing on-chip dram energy via data transfer size optimization	2009	-1.3694316893280016	14.484553876278735	664011
663992	Robotics	design and implementation of a complete test equipment solution for spacewire links	2018	-2.8126750651608563	12.223008471468178	664019
664092	EDA	vtr 7.0: next generation architecture and cad system for fpgas	2014	-3.0276501274807344	12.743652124867275	664119
664305	Visualization	accelerating matrix operations with improved deeply pipelined vector reduction	2012	-0.6127131797809205	11.928910882607234	664332
664360	Arch	bigkernel -- high performance cpu-gpu communication pipelining for big data-style applications	2014	0.4974621647311229	11.8533467477333	664387
664412	EDA	a study of heterogeneous computing design method based on virtualization technology	2016	-0.8696633425497456	12.597953413310375	664439
664677	Arch	a microprocessor for speech recognition	1985	-2.5629527050817957	12.461465435882607	664704
664762	Arch	serializing the data bus of the sun opensparc t1 microprocessor datapath for reduced power consumption	2010	-2.605341832685478	13.429071104368095	664789
664836	EDA	power and chip-area aware network-on-chip modeling for system on chip simulation	2014	-2.571746386121734	14.208473620132567	664863
665020	EDA	a hardware scheduler for multicore block cipher processor	2016	-1.1440294844202397	13.766830173276038	665047
665036	PL	iterated register coalescing	1996	0.12568204700093966	12.061661011307438	665063
665104	Arch	3d-softchip: a novel 3d vertically integrated adaptive computing system (abstract only)	2005	-2.873354677989452	13.269003966300984	665131
665126	EDA	a linear program driven scheduling and allocation method followed by an interconnect optimization algorithm	1990	-2.7147441024273467	12.282977532104905	665153
665140	EDA	an asip instruction set optimization algorithm with functional module sharing constraint	1993	-2.353110995915351	12.128554571358096	665167
665165	HPC	performance analysis and benchmarking of the intel scc	2011	-0.17096633733929198	13.734763704498882	665192
665260	EDA	fpga-based dsp	2010	-1.4965721477951757	12.514718927671902	665287
665470	EDA	specification of an asynchronous on-chip bus	2002	-3.2613676141791004	11.367914783807025	665497
665583	Arch	simple vector microprocessors for multimedia applications	1998	-0.9789749410708616	13.760569511834804	665610
665598	EDA	automatic configuration of embedded multicomputer systems	1998	-1.4926521082138506	12.435967578549112	665625
665647	Crypto	custom tag computation circuit for a 10gbps scfq scheduler	2003	-1.5658449737135385	14.922890564200811	665674
665662	Arch	virtual exclusion: an architectural approach to reducing leakage energy in caches for multiprocessor systems	2007	-0.09195443804861024	14.3742955397676	665689
665697	EDA	modhdl: a modular and expandable language for developing synchronous hardware	2013	-1.9392916362244732	11.53755220063778	665724
665910	Arch	exploiting program phase behavior for energy reduction on multi-configuration processors	2007	-0.3614143638704316	14.119233382636551	665937
665934	HPC	multi-kepler gpu vs. multi-intel mic for spin systems simulations	2014	0.480330618109525	11.49657705656683	665961
666004	Embedded	dependable real-time task execution scheme for a many-core platform	2015	-2.8177886904367297	14.078531158210314	666031
666030	EDA	rapid prototyping for configurable system-on-a-chip platforms: a simulation based approach	2004	-2.0961625949238067	12.584871830353274	666057
666128	Arch	challenges and opportunities at all levels: interactions among operating systems, compilers, and multicore processors	2009	-0.2855387895988946	12.615206044092648	666155
666438	EDA	hardware resource utilization optimization in fpga-based heterogeneous mpsoc architectures	2015	-1.4836758164108856	13.418554594217456	666465
666453	Arch	simulation/evaluation environment for a vliw processor architecture	1997	0.058290542408360076	12.974296287399248	666480
666610	EDA	reconfigurable design automation by high-level exploration	2012	-2.5661116907368053	11.817771558922587	666637
666811	Arch	domain-specific interface generation from dataflow specifications	1998	-1.1464820577642572	12.002179690932556	666838
666815	EDA	statistical analysis and design of harp fpgas	2006	-3.1971501311529518	13.52525564539932	666842
666836	Security	cheap hardware parallelism implies cheap security	2007	-0.1132907074424011	12.267174165028855	666863
666869	EDA	symbolic trajectory evaluation: the primary validation vehicle for next generation intel® processor graphics fpu	2012	-2.645441468024872	11.315840020899918	666896
666916	HPC	dependence analysis and architecture design for bit-level algorithms	1993	-1.1375773456328857	12.132863690985756	666943
667018	EDA	automatic generation of memory built-in self-test cores for system-on-chip	2001	-3.0396075632617228	12.221796853779836	667045
667406	EDA	a multi-model engine for high-level power estimation accuracy optimization	2009	-2.5294075393162356	13.33538235114348	667433
667584	EDA	modular design of fully pipelined reduction circuits on fpgas	2013	-2.172583023253707	12.700652366587999	667611
667840	HPC	integrated layer processing can be hazardous to your performance	1996	0.3584906511240748	12.99947894896487	667867
667917	HPC	a flexible and portable large-scale dgemm library for linpack on next-generation multi-gpu systems	2015	-0.0478481820720098	11.612103316201011	667944
667997	Arch	a reconfigurable architecture for binary acceleration of loops with memory accesses	2014	-0.6612036755402446	13.007865800141193	668024
668002	EDA	redesign and verification of rtl ips through rtl-to-tlm abstraction and tlm synthesis	2012	-2.824806617563864	11.369557904396114	668029
668028	EDA	minimising buffer requirements of synchronous dataflow graphs with model checking	2005	-0.6341230897057979	14.150257450011678	668055
668097	HPC	an algorithmic approach to error localization and partial recomputation for low-overhead fault tolerance	2013	-2.5565296360679546	14.142985651391832	668124
668225	HPC	efficient cryptology-specific instructions generation with algebra primitives	2015	-1.863057205692336	12.74971653452358	668252
668329	EDA	a compiler-in-the-loop framework to explore horizontally partitioned cache architectures	2008	-0.7270037581497465	14.349307586185837	668356
668343	EDA	virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems	2002	-2.099381172704569	12.127181985453207	668370
668374	EDA	expression-tree-based algorithms for code compression on embedded risc architectures	2000	-1.2578252381470565	13.670347798579185	668401
668424	Arch	combining instruction and loop level parallelism for fpgas	2001	-1.3188894844209151	12.807520429525285	668451
668457	Embedded	event-driven on-line co-simulation with fault diagnostic	2012	-2.327067841579064	11.862524451495144	668484
669076	Arch	high-level architectural co-simulation using esterel and c	2001	-1.7639260881297991	12.314260376614387	669103
669222	EDA	on-chip monitoring: a light-weight interconnection network approach	2011	-3.247268633696621	14.59529797976542	669249
669495	HPC	the history of storage systems	2012	-3.186587450896317	13.147447604967502	669522
669501	Arch	transient and permanent error co-management method for reliable networks-on-chip	2010	-3.006702746425608	15.089884658074537	669528
669568	EDA	a model-driven approach for hybrid power estimation in embedded systems design	2011	-2.8198483423731124	12.683276803087224	669595
669661	EDA	"""correction to """"a two-stage solution approach to multidimensional periodic scheduling"""""""	2001	-2.1534541880073474	11.483927165656985	669688
669714	EDA	a multipurpose clustering algorithm for task partitioning in multicore reconfigurable systems	2009	0.09944318242551672	13.203239986962554	669741
669809	AI	measuring efficiency and executability of allocation and scheduling in multi-processor systems-on-chip	2005	-1.4119698339369269	13.745048600988294	669836
669944	HPC	on the limitations of compilers to exploit thread-level parallelism in embedded applications	2007	0.33516572164842184	12.640570845127199	669971
669955	Arch	approx-noc: a data approximation framework for network-on-chip architectures	2017	-1.1880580163716408	14.270548678543127	669982
670338	EDA	a self-reconfigurable computing platform hardware architecture	2004	-1.5560057966949277	12.515904558220761	670365
670440	OS	a self-adaptive scheduler for asymmetric multi-cores	2010	0.014711812522749966	14.354376975704367	670467
670750	HPC	improved cache performance in monte carlo transport calculations using energy banding	2014	0.4257453205246963	11.618822938619244	670777
670867	EDA	software defined network controller: a neat solution administration for reconfigurable multi-core noc	2017	-1.726135056510231	14.639354004291327	670894
671216	EDA	fpga-based emulation: industrial and custom prototyping solutions	2000	-2.7434856017108245	12.101805297249632	671243
671262	Arch	a comparison of the rtu hardware rtos with a hardware/software rtos	2003	-0.12419157269087347	13.340740083630903	671289
671412	EDA	evolutionary on-line synthesis of hardware accelerators for software modules in reconfigurable embedded systems	2014	-2.223272988248622	12.072283534668514	671439
671457	Arch	ip integration overhead analysis in system-on-chip video encoder	2007	-0.8482814496976835	13.280304681381695	671484
671486	Arch	an integrated vector-scalar design on an in-order arm core	2017	-1.0002953569247155	13.924762694830495	671513
671580	HPC	a parallel/serial trade-off methodology for look-up table based decoders	1997	-2.299365119196364	12.234480536189515	671607
671583	Robotics	on fast development of fpga-based soa services - machine vision case study	2012	-1.3665508061195202	12.356456392962802	671610
671849	EDA	high speed dynamic partial reconfiguration for real time multimedia signal processing	2012	-2.198013049161913	12.908667433770486	671876
671891	EDA	fpga latency optimization using system-level transformations and dfg restructuring	2013	-1.7869273045655565	12.050361390204795	671918
671986	Arch	harpe: a harvard-based processing element tailored for partial dynamic reconfigurable architectures	2008	-2.375328355693	12.621924531285194	672013
672299	EDA	a self-adaptive on-line task placement algorithm for partially reconfigurable systems	2008	-0.5067520028092831	14.236042238470136	672326
672501	EDA	bit-width exploration over 3d architectures using high-level synthesis	2010	-1.978618650115812	13.543130174037936	672528
672754	HPC	energy-efficient abundant-data computing: the n3xt 1,000x	2015	-2.6745468108288373	13.750868085707063	672781
672825	EDA	static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips	2009	-1.6456614724477607	14.758699615215333	672852
672873	Arch	the potential of computation reuse in high-level optimization of a signal recognition system	2008	-1.4821572135480834	11.599536604105024	672900
672992	Arch	bank stealing for conflict mitigation in gpgpu register file	2015	0.20200731100353536	14.25749047519693	673019
673143	Theory	a fault-tolerant parallel processor modeled by a linear cellular automaton	1988	-2.948422715193721	14.463477045696035	673170
673168	HPC	sparse matrix-vector multiplication on fpgas	2005	-0.624605692917219	11.416409780918984	673195
673255	EDA	a run-time reconfigurable plug-in for the winamp mp3 player	2000	-1.8514872796734156	11.997348887226208	673282
673376	Arch	elastic traces for fast and accurate system performance exploration	2016	0.4204221197972117	13.334918562972298	673403
673398	Arch	one-step compilation of image processing applications to fpgas	2001	-0.9963598189159272	11.720299535692098	673425
673479	Logic	on mapping of dsp48 units for arithmetic operation in reconfigurable logic controllers	2012	-1.7093269189087068	12.121721386483081	673506
673519	Embedded	functional dif for rapid prototyping	2008	-1.8772407395872304	11.948242121750484	673546
673564	EDA	reconfigurable multiprocessor systems: handling hydras heads - a survey	2014	-1.1467519620258286	13.508543650868376	673591
673587	EDA	power computation in fpga based local interconnect network (lin)	2010	-1.7457347214102046	13.479386508107224	673614
673623	DB	an fft performance model for optimizing general-purpose processor architecture	2011	-0.7112555914581685	12.279459352437506	673650
673648	EDA	a hardware platform for vliw based emulation of digital designs	2000	-1.7198616759110836	11.737353554111381	673675
673701	EDA	a general technique for deterministic model-cycle-level debugging	2012	0.05918133504043902	13.044507259385982	673728
673728	Arch	moca: memory object classification and allocation in heterogeneous memory systems	2018	-0.23210393559529185	14.520058330972086	673755
673738	Arch	exploring data streaming to improve 3d fft implementation on multiple gpus	2010	-0.17664888736580367	11.69140017322384	673765
673743	EDA	integrated verification approach during adl-driven processor design	2006	-2.8723218795753604	11.586479997312512	673770
673795	Arch	reducing the associativity and size of step caches in crcw operation	2006	0.17080561384933973	13.508828131482215	673822
673808	Arch	pragmatic integration of an sram row cache in heterogeneous 3-d dram architecture using tsv	2013	-3.1671697206513514	13.910785985396304	673835
674010	Arch	adaptive v-set cache for multi-core processors	2014	-0.6747349246227949	14.280320101932304	674037
674070	EDA	a mixed-level virtual prototyping environment for systemc-based design methodology	2009	-2.0698290422235504	12.174351176181078	674097
674077	EDA	parallel breadth-first bdd construction	1997	-1.1434105924704925	11.589832504086225	674104
674093	EDA	codesign of embedded systems with process/module level real-time deadlines	2009	-1.3049071220783264	13.921598247242866	674120
674184	Arch	present and future state-of-the-art in computer memories	1966	-3.1091582477483257	12.771925503714119	674211
674206	Arch	scheduler for inhomogeneous and irregular cgras with support for complex control flow	2016	-0.8661816765209069	12.96206526229643	674233
674421	Arch	evaluation of x32-abi in the context of lhc applications	2013	0.114060775402511	13.115401917332413	674448
674435	Arch	aggressive dynamic execution of multimedia kernel traces	1998	0.3991486347598772	13.540476590050305	674462
674552	EDA	cycle-accurate energy consumption measurement and analysis: case study of arm7tdmi	2000	-2.3468172613824207	13.702557144268296	674579
674858	Arch	on-demand solution to minimize i-cache leakage energy with maintaining performance	2008	-0.5582138968221788	15.057672049545527	674885
674862	HPC	communication-aware task scheduling for multi-core architectures with segmented buses	2011	-1.5738552008488649	14.760327692892561	674889
674882	EDA	a debug probe for concurrently debugging multiple embedded cores and inter-core transactions in noc-based systems	2008	-3.0749558061514337	12.993656826516599	674909
675005	EDA	resource constrained rtl partitioning for synthesis of multi-fpga designs	1997	-3.0691503768065185	12.393533633843422	675032
675163	HPC	yards: fpga/mpu hybrid architecture for telecommunication data processing	1997	-2.2643601449627604	13.280839966993366	675190
675269	Embedded	a novel global methodology to analyze the embeddability of real-time image processing algorithms	2017	-1.6218960640846718	12.495821496018104	675296
675314	EDA	a hexagonal shaped processor and interconnect topology for tightly-tiled many-core architecture	2012	-2.6473238058508244	14.99583132761316	675341
675463	Arch	the effect of code reordering on branch prediction	2000	0.4545238216659809	14.258193459683634	675490
675544	EDA	simulations of noc topologies for generalized hierarchical completely-connected networks	2011	-2.3009555181294514	15.119534580964515	675571
675696	Embedded	a case study on controller synthesis for data-intensive embedded systems	2009	-1.8185709258605145	12.344238019034865	675723
675796	HPC	towards highly efficient dgemm on the emerging sw26010 many-core processor	2017	0.4994389265191453	12.621193284328026	675823
675851	HPC	efficient distributed sat and sat-based distributed bounded model checking	2003	-0.28529158458411114	11.923601932248864	675878
676138	HCI	a novel multimedia device ability matching technique for ubiquitous computing environments	2013	-1.035320141586804	14.918463607982636	676165
676150	EDA	fpga-based configurable frequency-diverse ultrasonic target-detection system	2011	-2.316783629537792	12.570775159499624	676177
676251	PL	coloring-based coalescing for graph coloring register allocation	2010	-0.059803548725236376	12.143841302603526	676278
676401	Arch	extended scaled neural predictor for improved branch prediction	2013	0.3935864647316949	14.185878832831767	676428
676566	HPC	design and evaluation of a novel real-shared cache module for high performance parallel processor chip	2004	-0.3391708061993083	13.05325089373081	676593
676640	EDA	developing a custom dsp for vision based human computer interaction applications	2018	-1.168926032638939	12.414797263991101	676667
676659	Arch	a chip-set for a high-speed low-cost floating-point unit	1981	-2.430107574765662	12.70945679207738	676686
676756	Embedded	demonstrating a dataflow-based rtos for heterogeneous mpsoc by means of a stereo matching application	2014	-0.5383249734638209	12.615489967836783	676783
676782	EDA	adaptive communication architectures for runtime reconfigurable system-on-chips	2008	-1.6371590501210596	13.450156509063596	676809
676947	Arch	considering all starting points for simultaneous multithreading simulation	2006	0.4848743974049499	13.307962874930515	676974
676986	EDA	dynamic inside-out verification using inverse transactions in tlm	2018	-2.7663864115529013	11.649962674365351	677013
677028	Embedded	trading between quality and non-functional properties of median filter in embedded systems	2016	-2.207625761557797	13.674603163987852	677055
677244	EDA	application-specific mpsoc reliability optimization	2008	-3.2416133856547367	14.260193280479147	677271
677356	Arch	a new vector processor architecture for high performance signal processing	2004	-2.3543472172831392	11.853204836610749	677383
677371	Arch	hardware-software trade-offs in a direct rambus implementation of the rampage memory hierarchy	1998	0.14359743948365966	13.848533124129554	677398
677382	EDA	wcet: aware dynamic instruction cache locking	2014	0.25567544141403514	14.242154196812125	677409
677518	EDA	hardware multi-processor design for highly-demanding applications	2013	-1.9862526570220855	12.352599022646274	677545
677519	HPC	reconfigurable functional units for scientific superscalar processors	2007	0.0577285044178531	12.354267700774141	677546
677682	Arch	characterization and bottleneck analysis of a 64-bit armv8 platform	2016	-0.2368714641591268	13.422395076424971	677709
677769	HPC	power density-aware resource management for heterogeneous tiled multicores	2017	-0.8868296361631126	15.048435418388513	677796
677873	EDA	model for energy optimization of baseband architectures in wireless communications	2012	-2.7575258213320355	14.003927193278408	677900
677893	EDA	tag skipping technique using wts buffer for optimal low power cache design	2004	-0.2013681913732664	14.968885967534082	677920
678052	EDA	developing an mmx extension for the microblaze soft processor	2008	-1.208674063970819	12.533090650254547	678079
678097	EDA	power-efficient instruction encoding optimization for embedded processors	2007	-1.74817729080421	13.248533283478574	678124
678154	HPC	"""challenging the """"high performance - high cost"""" paradigm in test"""	1995	-1.8718886433030664	11.885259106278404	678181
678317	EDA	architecture-aware technique for mapping area-time efficient custom instructions onto fpgas	2011	-1.9347003439464627	13.695357924405773	678344
678408	Arch	lp-nuca: networks-in-cache for high-performance low-power embedded processors	2012	-0.8233729303019751	14.645370375618374	678435
678440	HPC	a comparative study on the performance of the parallel and distributing computing operation in matlab	2010	0.025208690143707458	11.31644487897178	678467
678716	EDA	moma: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers	2013	-1.6026826261316949	15.066169895753866	678743
678817	Arch	resource-efficient sram-based ternary content addressable memory	2017	-1.4829535136268017	14.396386862548333	678844
678853	EDA	reconfigurable silicon photonic interconnect for many-core architecture	2017	-2.7316509697234364	14.402998143152779	678880
678960	Arch	an optimization mechanism intended for two-level cache hierarchy to improve energy and performance using the nsgaii algorithm	2008	-1.550188267721246	13.828195605279856	678987
679037	EDA	dessert: design space exploration tool based on power and energy at system-level	2014	-1.3044902747519287	13.47751251939557	679064
679038	Robotics	real time image rotation using dynamic reconfiguration	2002	-2.3947280113698226	11.906600611011314	679065
679119	Arch	a survey of architectural techniques for dram power management	2012	-2.9165650182570046	14.017479091658867	679146
679415	EDA	introduction to high-level synthesis	1994	-2.9775229931707567	11.296361540150087	679442
679761	HPC	efficient implementation of cellular algorithms on reconfigurable hardware	2002	-0.9537284066987988	11.9336781598749	679788
679863	Embedded	hardware compilation, configurable platforms and asics for self-validating sensors	1997	-2.373110260780813	11.734352509711316	679890
679875	EDA	tool integration and interoperability challenges of a system-level design flow: a case study	2008	-2.2770534116228265	12.292134697761776	679902
679891	EDA	performance verification for esl design methodology from aadl models	2015	-2.30225164916635	12.022536385901434	679918
680205	PL	experiences in using cetus for source-to-source transformations	2004	0.2727467778994416	12.113911180492199	680232
680311	Arch	eole: paving the way for an effective implementation of value prediction	2014	0.4738507097718185	14.163571410114393	680338
680320	Embedded	cofta: hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance	1997	-1.7991089946399834	14.346367048621662	680347
680352	ML	a survey on big data processing infrastructure: evolving role of fpga	2015	0.40266406045753256	12.351424080665042	680379
680533	EDA	a peak power optimization scheduling algorithm for single cycle operations and multi-cycle operations	2015	-1.9824172640085609	14.248216343843314	680560
680642	Arch	dual-execution mode processor architecture	2007	-0.9240774381778184	13.372698983186607	680669
680662	HPC	sole: speculative one-cycle load execution with scalability, high-performance and energy-efficiency	2012	-0.012388437534516506	14.972823238399991	680689
680717	Arch	microarchitecture optimizations for exploiting memory-level parallelism	2004	0.3964701167690152	14.368625140399706	680744
680808	EDA	performance modeling of embedded applications with zero architectural knowledge	2010	-1.073007549774163	12.760330731717644	680835
680856	EDA	accelerating fpga development through the automatic parallel application of standard implementation tools	2010	-2.86274530724141	12.460764049481385	680883
680876	HPC	sensitivity-based optimization of disk architecture	2009	-2.1168461965164838	14.252399963478155	680903
680914	Embedded	a custom mpsoc architecture with integrated power management for real-time neural signal decoding	2014	-3.0898282844908342	13.449329982824324	680941
681070	Embedded	optimization of memory allocation for real-time video processing on fpga	2005	-1.4720691184655683	12.847059896573533	681097
681072	HPC	an interleaved cache clustered vliw processor	2002	0.3436829975023093	14.311107858350177	681099
681122	HPC	high performance computing systems for autonomous spaceborne missions	2001	-2.8567429664775403	13.049852349006331	681149
681429	Arch	a high-throughput hardware accelerator for lossless compression of a ddr4 command trace	2019	-1.233291800765116	14.00303726857264	681456
681464	EDA	dijkstra's shortest path routing algorithm in reconfigurable hardware	2001	-2.2489457838122897	14.355884793221552	681491
681497	Arch	dynamic branch decoupled architecture	1999	0.3725421775653303	13.547467318692535	681524
681567	EDA	a brief introduction on contemporary high-level synthesis	2014	-2.7198002208159706	12.129340519850984	681594
681799	EDA	on-board partial run-time reconfiguration for pico-satellite constellations	2006	-3.090092809767865	12.87257183365886	681826
681928	Arch	analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine	2002	0.3733036642262853	13.587074858914105	681955
681938	EDA	mc-sim: an efficient simulation tool for mpsoc designs	2008	-1.7538502226290424	12.785855519497332	681965
682272	Arch	queue machines: hardware compilation in hardware	2002	-0.3651972665596788	12.354708997256415	682299
682365	Arch	abstract clocks for the dse of data-intensive applications on mpsocs	2012	0.199001908856262	13.415300021809287	682392
682433	HPC	adaptive libraries for multicore architectures with explicitly-managed memory hierarchies	2012	0.4921901701375106	11.578035476223807	682460
682485	EDA	a high performance hardware accelerator for dynamic texture segmentation	2015	-0.7417617178726617	11.825846223768751	682512
682568	HPC	a super-node interconnection method base on the memory centric	2010	-1.3908212483208493	14.22975191694046	682595
682661	SE	combining global code and data compaction	2001	-0.6383813362534759	13.752501249326382	682688
682739	EDA	an automated and power-aware framework for utilization of ip cores in hardware generated from c descriptions targeting fpgas	2003	-2.195616805897609	13.367246022069251	682766
682783	Arch	energy-efficient branch prediction with compiler-guided history stack	2012	0.033299624535394534	14.436701413300431	682810
682888	Arch	energy efficient i-cache using multiple line buffers with prediction	2008	-0.443366176509476	14.934035891854991	682915
682942	EDA	process combination to increase event granularity in parallel logic simulation	1995	-0.7479918257622674	13.118714866705005	682969
683173	Arch	pastis: a photonic arbitration with scalable token injection scheme	2012	-2.2462858526500766	15.077837561057654	683200
683325	Mobile	on-chip wireless optical channel modeling for massive multi-core computing architectures	2017	-2.949037171006171	15.102086446137346	683352
683362	Embedded	rapid design of special-purpose pipeline processors with fpgas and its application to computational fluid dynamics	2006	-0.7927912253073998	11.600312663921304	683389
683684	HPC	connectivity-sensitive algorithm for task placement on a many-core considering faulty regions	2011	-2.8262318823992727	14.636469183967016	683711
683778	HPC	design of flash-based storage system based on pci express bus	2011	-1.4447128459747491	13.186539453065135	683805
683954	Arch	using on-chip configurable logic to reduce embedded system software energy	2002	-1.8471236791896093	14.142624514674234	683981
683973	EDA	programming transparency and portable hardware interfacing: towards general-purpose reconfigurable computing	2004	-0.057640749520335814	12.699313874985604	684000
684241	EDA	approximation algorithm for process mapping on network processor architectures	2007	-1.4125431490885894	12.54793236579193	684268
684261	EDA	design and analysis of the hf-risc processor targeting voltage scaling applications	2016	-2.56826841093702	13.76032562485119	684288
684441	EDA	automatic fpga synthesis of memory intensive c-based kernels	2012	-1.4426159220175916	12.06480662249335	684468
684445	Arch	a reconfigurable processor based on alu array architecture with limitation on the interconnection	2005	-1.8483481416212677	12.801927114214635	684472
684574	EDA	analysis and implementation of the semi-global matching 3d vision algorithm using code transformations and high-level synthesis	2015	-1.5058967630508882	12.35639978059935	684601
684681	Arch	the powerpc architecture: 64-bit power with 32-bit compatibility	1995	-1.3914987922892672	12.485822245515747	684708
684745	Robotics	development of a smart motion control card with an ieee-1394 interface	2011	-2.4975696707301793	11.326999382017744	684772
685004	EDA	a unified online directed acyclic graph flow manager for multicore schedulers	2014	-0.3746509381653095	14.836851899314954	685031
685011	EDA	iterative multi-level modelling. a methodology for computer system design	1968	-2.304928780895191	11.602704769805698	685038
685119	HPC	mapping instruction sequences onto epom-processor arrays: a framework for parallel data processing	1998	-2.0066695509667856	12.506687210358011	685146
685180	PL	fast and efficient searches for effective optimization-phase sequences	2005	-1.0409826691128516	11.63443871566274	685207
685292	Arch	crosstalk mitigation for high-radix and low-diameter photonic noc architectures	2015	-3.011179345399344	14.972101439610956	685319
685367	HPC	stackless multi-bvh traversal for cpu, mic and gpu ray tracing	2014	0.35270145274886944	11.72389210452829	685394
685414	Arch	a ram architecture for concurrent access and on-chip testing	1991	-0.45968610051289605	14.788211539816597	685441
685481	EDA	implementing os components in hardware using aop	2012	-2.2380226529975045	11.965038158649092	685508
685580	EDA	embedding instruments & modules into an ieee1451-fpga-based weblab infrastructure	2012	-2.6634150759972424	12.185158811883042	685607
685831	Robotics	profiling dataflow programs	2008	-1.3029772255061134	11.920241989035153	685858
685963	Arch	a reconfigurable co-processor for variable long precision arithmetic using indian algorithms	2001	-1.5935608353217543	12.573617376897955	685990
686118	Arch	a general purpose, highly efficient communication controller architecture for hardware acceleration platforms	2005	-1.2459262196111318	12.73383347683312	686145
686232	EDA	mapping of regular nested loop programs to coarse-grained reconfigurable arrays - constraints and methodology	2004	-1.484136068548363	12.430821365094195	686259
686270	HPC	online multi-application mapping in photonic network-on-chip with mesh topology	2017	-2.40738160871724	14.763419638148225	686297
686334	EDA	cadre: a low-power, low-emi dsp architecture for digital mobile phones	2001	-1.8019417767292816	13.969096773182994	686361
686417	Embedded	multi-port abstraction layer for fpga intensive memory exploitation applications	2010	-0.268006377287686	13.47820823304883	686444
686477	EDA	fast and energy-driven design space exploration for heterogeneous architectures	2017	-1.5861634340194968	13.479447496179965	686504
686489	EDA	future cache design using stt mrams for improved energy efficiency: devices, circuits and architecture	2012	-1.3234442125308736	14.958749166526554	686516
686508	Arch	design of the 21174 memory controller for digital personal workstations	1997	-1.6486494300495464	13.039589682224221	686535
686555	HPC	modeling and optimizing the power performance of large matrices multiplication on multi-core and gpu platform with cuda	2009	-0.3812827465268325	12.74355535615721	686582
686741	HPC	performance modeling and mpi evaluation using westmere-based infiniband hpc cluster	2010	0.2540659203712673	12.118358198961428	686768
686888	OS	on the interplay between throughput, fairness and energy efficiency on asymmetric multicore processors	2018	0.20814274139468467	14.304973980459705	686915
687005	Arch	a massive memory machine	1984	0.02793580443131245	11.741736033786768	687032
687037	EDA	a coordinated synchronous and asynchronous parallel routing approach for fpgas	2017	-0.6643427019427912	13.7829881804164	687064
687277	Arch	on the complexity of register coalescing	2007	0.047269922731114085	11.997494533708188	687304
687337	Arch	protoflex: fpga-accelerated hybrid functional simulator	2007	0.2066458817481219	12.945421687323297	687364
687350	EDA	asam: automatic architecture synthesis and application mapping	2012	-2.295329129417647	12.308797272036252	687377
687443	Arch	mambo: a low-overhead dynamic binary modification tool for arm	2016	-0.18852464648951528	13.23103316819391	687470
687503	EDA	evaluating the energy consumption of openmp applications on haswell processors	2015	-0.3316208142929425	14.458800129772095	687530
687575	EDA	optimal functional unit assignment and voltage selection for pipelined mpsoc with guaranteed probability on time performance	2017	-1.5868616081583051	14.028453741495635	687602
687649	EDA	implementation of normally-off function for toppers/asp kernel	2013	-1.0054670432887507	15.11953510973824	687676
687650	EDA	a low-power globally synchronous locally asynchronous fft processor	2007	-2.5958151298391985	13.049137768953981	687677
687799	Arch	split-cost communication model for improved mpsoc application mapping	2013	-0.8966218707922418	13.765129375641893	687826
688119	EDA	efficient application mapping on cgras based on backward simultaneous scheduling/binding and dynamic graph transformations	2014	-1.2993408466097498	11.885977031664208	688146
688255	SE	embedded systems: design, analysis and verification	2013	-1.7993743513333116	11.865843752481242	688282
688283	Arch	the mcpat framework for multicore and manycore architectures: simultaneously modeling power, area, and timing	2013	-2.5529842893002987	14.368917763346627	688310
688432	Arch	energy-efficient partitioning of hybrid caches in multi-core architecture	2014	-0.15794749880653208	14.908291669104168	688459
688546	Arch	tutorial 2: “challenges of fpga-based prototyping & debugging”	2016	-2.8078109883905893	12.151780026973025	688573
688879	EDA	area and power savings via asymmetric organization of buffers in 3d-nocs for heterogeneous 3d-socs	2017	-2.3406705628921167	15.065874883926588	688906
688983	Arch	near data processing: impact and optimization of 3d memory system architecture on the uncore	2015	0.4329514682564892	14.498686251359215	689010
689187	HPC	mapping streaming applications on commodity multi-cpu and gpu on-chip processors	2016	-0.6997178166014849	14.19934620633684	689214
689459	EDA	spm-sieve: a framework for assisting data partitioning in scratch pad memory based systems	2013	-0.10762781737602134	13.405219297952534	689486
689564	EDA	designing for dynamic partially reconfigurable fpgas with systemc and osss	2004	-2.119272931837956	11.63368120858097	689591
689582	EDA	a design technique for adapting number and boundaries of reconfigurable modules at runtime	2009	-2.344112986941662	12.769821775516613	689609
689648	Arch	architecture implications in the design of microprocessors	1984	-1.852281973239587	12.496643624396777	689675
689806	EDA	low power coarse-grained reconfigurable instruction set processor	2003	-1.0860004410791522	13.708554327271026	689833
689902	EDA	automatic phase detection for stochastic on-chip traffic generation	2006	-2.4209296110942318	12.256262116536071	689929
689938	Arch	adaptive prefetching scheme for exploiting massive memory bandwidth of 3-d ic technology	2011	-0.35280421010584434	13.711581614946383	689965
689994	Arch	a barrel shift microsystem for parallel processing	1990	-1.8047115804205471	11.42695496203558	690021
689995	EDA	towards satisfaction checking of power contracts in uppaal	2014	-2.7891967476259105	12.052325368594909	690022
690056	EDA	exploring the latency-resource trade-off for the discrete fourier transform on the fpga	2012	-2.4347521719734893	12.58364814084386	690083
690186	Arch	mat-core: a decoupled matrix core extension for general-purpose processors	2011	-0.5164070678845054	12.486757631872136	690213
690240	HPC	programming support for reconfigurable custom vector architectures	2015	-0.34332264757159503	12.21631893705108	690267
690348	HPC	design of an efficient communication infrastructure for highly contended locks in many-core cmps	2013	-1.3484718679784198	14.858755992522587	690375
690382	EDA	hardware/software co-design of a smart sensor interface using a fast but accurate close-to-rtl instruction set interpreter	2012	-2.2930140091788656	11.498452616318113	690409
690403	HPC	design and implementation of a parallel priority queue on many-core architectures	2012	0.05514278515972322	11.385651683342076	690430
690750	Vision	directions in dsp processors	1990	-2.2606716273277025	11.917195995697849	690777
690847	Embedded	seamless dynamic runtime reconfiguration in a software-defined radio	2012	-1.0499732752169355	13.6349290760389	690874
690923	EDA	standards-compliant ip-based asic and soc design	2005	-3.3459905959038103	12.133683750477335	690950
691047	Visualization	texram: a smart memory for texturing	1996	-1.7069366532669008	12.48705874491534	691074
691259	EDA	reconfigurable fault-tolerant system sychronization	2010	-3.2963870329607277	12.723651197944026	691286
691424	Arch	a novel rename register architecture and performance analysis	2004	-0.5325512985701515	14.554381369952205	691451
691554	Embedded	a retargetable environment for power-aware code evaluation: an approach based on coloured petri net	2005	-2.1177523942003553	12.044830813058953	691581
691573	OS	toward efficient execution of rvc-cal dataflow programs on multicore platforms	2018	0.12956522999487746	12.497139973184	691600
691626	Arch	low-overhead core swapping for thermal management	2004	-1.4300731920380187	14.998344176545865	691653
691748	EDA	efficient implementation of nested-loop multimedia algorithms	2001	-1.8775642108867547	12.290118172979618	691775
691830	EDA	high performance computing using reconfigurable hardware	2005	-0.6571310181970501	11.583815472593093	691857
691839	Arch	safe limits on voltage reduction efficiency in gpus: a direct measurement approach	2015	-1.4180885725023922	14.693857667690713	691866
691852	EDA	fpresso: enabling express transistor-level exploration of fpga architectures	2016	-2.5033786809393845	12.914416815253814	691879
691889	Arch	an optimized parallel fft algorithm on multiprocessors with cache technology in linux	2008	-0.2679489224096085	11.406654605117474	691916
691906	Arch	feasibility of decoupling memory management from the execution pipeline	2007	0.25193080674888724	13.929034977515755	691933
691957	HPC	a ternary/quaternary cam architecture with an npu-side ip-address compression scheme and a dynamic re-configurable codec scheme for large-scale flow-table lookup	2005	-2.7998085198191536	14.322200114103813	691984
692377	Embedded	gpu-based parallel edf-schedulability analysis of multi-modal real-time systems	2013	-0.14475846055669575	11.667426752762973	692404
692387	Arch	lattice boltzmann simulation optimization on leading multicore platforms	2008	0.3729145955694672	11.842464373215373	692414
692400	EDA	a hybrid approach for core-based system-level power modeling	2000	-2.5363773981120747	13.00455974674579	692427
692582	Embedded	inferring energy and performance cost of rtos in priority-driven scheduling	2010	0.3398315507971269	14.30806592910029	692609
692734	Robotics	the microcore development system: a unified environment for designing new microprocessors	1998	-2.490887217185598	11.755883606962303	692761
692784	EDA	high-level synthesis challenges for mapping a complete program on a dynamically reconfigurable processor	2010	-2.773960861812483	12.944303502278107	692811
692861	EDA	system synthesis of synchronous multimedia applications	1999	-1.2312431460076667	14.731514591561648	692888
692951	OS	towards production-run heisenbugs reproduction on commercial hardware	2017	0.4035574612833454	12.65537027485152	692978
692963	Arch	pronto: a low overhead message passing system for high performance many-core processors	2014	-0.1979636908552324	13.508178304550984	692990
692972	HPC	performance modeling and optimization of sparse matrix-vector multiplication on nvidia cuda platform	2011	-0.12652987010044736	11.798178857215955	692999
693064	EDA	an spu reference model for simulation, random test generation and verification	2006	-2.5574298606663053	11.8852046936274	693091
693108	Arch	pattern-driven prefetching for multimedia applications on embedded processors	2006	-1.1650247531617706	14.072981791379444	693135
693251	EDA	designing an embedded system for interfacing with networks based on arm	2011	-2.4026130875227483	11.377172917208734	693278
693282	Arch	the design of the maspar mp-1: a cost effective massively parallel computer	1990	-1.3073107276669034	11.851753178184696	693309
693515	EDA	improving self-timed pipeline ring performance through the addition of buffer loops	1995	-2.8315033882047453	13.43364329370312	693542
693583	HPC	frequent items mining acceleration exploiting fast parallel sorting on the gpu	2012	-0.060743257745205635	11.702379744496143	693610
693655	EDA	towards run-time partitioning of a real time operating system for reconfigurable systems on chip	2005	-1.6103795684795226	13.625931427643927	693682
693934	Mobile	low overhead cs-based heterogeneous framework for big data acceleration	2017	-0.6719899833720001	12.436944766722766	693961
694233	EDA	system-level modeling of a mixed-signal system on chip for wireless sensor networks	2011	-2.9956998537219963	13.185210489153054	694260
694235	EDA	alternative functional verification methodology for low and medium level designs (applied to an aes encryption module)	2018	-3.0578130062294444	11.758947200433234	694262
694626	EDA	high-level synthesis with variable-latency components	2000	-1.5147470593406978	13.83163853314374	694653
694771	Arch	dynamic programming implementation on array processor architectures	1996	-1.7192987355078309	11.962152718659006	694798
694884	EDA	petri net based interface analysis for fast ip-core integration	2003	-2.344800707256921	11.804063231192256	694911
695007	Embedded	customizable rtos to support communication infrastructures and to improve design space exploration in mpsocs	2013	-1.2518155297685094	13.143732715439134	695034
695062	Robotics	a load-instruction unit for pipelined processors	1993	-2.184640338580909	11.678762450226907	695089
695177	PL	hardware/software co-design using functional languages	2001	-1.9904587287429658	12.095826187438734	695204
695208	HPC	energy- and heat-aware hpc benchmarks	2013	0.35085197715311944	13.764125424054685	695235
695361	Arch	analyzing graphics processor unit (gpu) instruction set architectures	2015	-0.08914640946845567	11.69672240971599	695388
695469	HPC	adaptive parallelism exploitation under physical and real-time constraints for resilient systems	2014	-1.8602498561268077	13.556917981073914	695496
695554	HPC	deep learning on high performance fpga switching boards: flow-in-cloud	2018	-1.6386235439252108	13.301918610453589	695581
695566	HCI	semi custom design: a case study on simd shufflers	2007	-2.492423252151851	12.85803584419486	695593
695685	HPC	reactive rebalancing for scientific simulations running on exascale high performance computers	2011	0.3911485053443691	13.023302256368652	695712
695760	EDA	test generation methods for utilization improvement of hardware-accelerated simulation platforms	2017	-1.4622725618807004	12.380145302791025	695787
695894	EDA	power aware variable partitioning and instruction scheduling for multiple memory banks	2004	-1.0435796441869598	14.05849108228418	695921
696066	Logic	a vhdl-based protocol controller for ncap processors	2009	-2.5752075489583373	11.366340167286685	696093
696105	HPC	accelerating noc-based mpi primitives via communication architecture customization	2012	-0.6132927284378118	12.98386200369551	696132
696134	Embedded	towards a design methodology for multiprocessor platforms	2007	-2.24565444325395	11.820696569984596	696161
696167	EDA	influence of caching and encoding on power dissipation of system-level buses for embedded systems	1999	-1.1775157679286798	14.217604145425305	696194
696223	HPC	an evaluation on using gpu coprocessing for software radios on a low-cost platform	2012	-0.06529033134871585	12.534768823585972	696250
696230	HPC	using an adaptive and time predictable runtime system for power-aware hpc-oriented applications	2016	0.09819893549561247	14.550424341286524	696257
696501	EDA	the extended partitioning problem: hardware/software mapping and implementation-bin selection	1995	-2.4935714521265715	12.391454560855156	696528
696512	HPC	scf: a framework for task-level coordination in reconfigurable, heterogeneous systems	2012	0.1546992610759502	12.606033160787602	696539
696667	Arch	a low power embedded dataflow coprocessor	2005	-1.4243786016196482	13.135472843210461	696694
696672	Arch	architectural support for swar text processing with parallel bit streams: the inductive doubling principle	2009	-0.6302600432512706	12.047489247612877	696699
696702	Arch	scalable, accurate multicore simulation in the 1000-core era	2011	-0.991873353904174	13.400989975214502	696729
696731	EDA	configuration sharing optimized placment and routing	2010	-1.8921514357282827	14.399968356794375	696758
696834	EDA	porting the parallel array programming language zpl to an embedded multicomputing system	2002	-0.2896843122342229	11.385940001525054	696861
696892	DB	acceleration of k-means algorithm using altera sdk for opencl	2016	-0.6318792579171454	11.418658419024455	696919
696895	Networks	a custom vlsi chip set for digital signal processing in high-speed voiceband modems	1986	-2.660614960691255	12.233672161905954	696922
696907	HPC	on supporting efficient partial reconfiguration with just-in-time compilation	2012	-0.81874462009332	13.699403828014065	696934
696925	HPC	exploiting free silicon for energy-efficient computing directly in nand flash-based solid-state storage systems	2013	0.2313632923285626	14.648765469922564	696952
696981	Arch	rapid early-stage microarchitecture design using predictive models	2009	-0.6227566027709136	13.329051025472115	697008
697044	Arch	dynamic strands: collapsing speculative dependence chains for reducing pipeline communication	2004	-0.09083748307253438	14.178645215326952	697071
697098	Embedded	noc-hmp: a heterogeneous multicore processor for embedded systems designed in systemj	2017	-0.13273929223381245	13.55753967346558	697125
697156	Arch	fully associative cache partitioning with don't care bits for real-time applications	2005	0.3607567613410309	14.502696082191884	697183
697224	EDA	high-level architecture modeling and exploration for streaming applications	2012	-1.6509840508379323	12.568427288364727	697251
697506	EDA	an asynchronous bus bridge for partitioned multi-soc architectures on fpgas	2013	-1.3656259029872124	13.003994747027829	697533
697597	Arch	energy-delay trade-offs in instruction register file design	2018	-0.7913636890772826	14.617783272415314	697624
697618	Arch	main memory latency simulation: the missing link	2018	0.4500776357151587	13.45027396433652	697645
697734	Arch	understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance	2010	0.10078158920514622	14.484837829106743	697761
697836	Arch	memory access algorithm for low energy cpu/gpu heterogeneous systems with hybrid dram/nvm memory architecture	2016	0.044706013834609384	14.6389129875784	697863
697880	EDA	accurate and fast system-level power modeling: an xscale-based case study	2008	-1.9536302115759496	13.352074920264233	697907
697890	EDA	integrated iss and fpga soc hw/sw co-verification environment design	2008	-2.452608037581997	12.128009072845087	697917
697944	Arch	vectorizing for a simdd dsp architecture	2003	-0.3795261241059922	11.715605812186695	697971
697982	EDA	wireless on networks-on-chip	2013	-2.9937163610522752	14.759990082214522	698009
698039	EDA	low-latency double-precision floating-point division for fpgas	2014	-1.1788501729437977	12.248836337973488	698066
698148	EDA	simulation of a computer with variable hardware and variable instruction set	1987	-1.8967942407084004	11.726379491094118	698175
698403	EDA	cross-level hierarchical high-level synthesis	1998	-2.2558859341440365	12.375315980155563	698430
698443	EDA	a tradeoff analysis of fpgas, gpus, and multicores for sliding-window applications	2015	-0.4840521635211759	12.739217211501215	698470
698565	Arch	dual monitoring communication for self-aware network-on-chip: architecture and case study	2012	-2.9074539775281623	13.775365034488525	698592
698578	Robotics	analysis of multiple parallel block coding in jpeg2000	2007	-1.8331008495241403	12.970189154530814	698605
698627	Embedded	modeling static-order schedules in synchronous dataflow graphs	2012	0.04088287443410664	14.838129203176994	698654
698791	Embedded	efficient software synthesis for dynamic single appearance scheduling of synchronous dataflow	2009	-1.444269842835508	12.585756974846351	698818
698883	DB	power efficiency study using specjenterprise2010	2017	-0.227045477694133	14.793701788081222	698910
698901	Arch	architectures for large-capacity cams	1995	-2.1089586767264104	13.908187958803811	698928
699107	EDA	out-of-order parallel simulation for esl design	2012	0.2862549123345192	13.214955406691885	699134
699215	EDA	data parallel fault simulation	1999	-0.07899108324238263	11.814680422192144	699242
699321	Embedded	embedding a neural classifier to detect faults in a three-phase induction motor	2016	-2.9920343693121545	11.816959722519366	699348
699406	HPC	a multiple processor approach to data compression	1998	-0.9041419264652126	11.659402969720967	699433
699478	EDA	bandwidth management in application mapping for dynamically reconfigurable architectures	2010	-1.1117792089249712	13.612482791409596	699505
699660	Arch	architecture of the psc: a programmable systolic chip	1983	-1.6705836739567153	11.745478226910029	699687
699727	Arch	design space exploration for aggressive core replication schemes in cmps	2011	-0.406426788954721	13.961726008707695	699754
699831	EDA	exploring the search space of hardware / software embedded systems by means of gp	2014	-1.803417786190132	12.355606541121439	699858
699885	EDA	an intelligent approach for optimizing energy consumption and schedule length of embedded multiprocessors	2016	-0.8058071702608713	15.093822695641745	699912
699916	EDA	rtos acceleration on soft-core processors using instruction set customization	2004	-1.0297119989386958	12.820420176772943	699943
699922	EDA	hierarchical reconfiguration of fpgas	2014	-1.961966237004912	13.130177530914793	699949
700042	Embedded	a hw/sw partitioner for multi-mode multi-task embedded applications	2006	-1.4775039713303415	13.599020642397154	700069
700121	Arch	nvalt: nonvolatile approximate lookup table for gpu acceleration	2018	-0.841067149528062	14.102329328990358	700148
700281	EDA	multi-bit non-volatile spintronic flip-flop	2018	-1.3924534597434963	15.100426402516858	700308
700296	Arch	heterogeneous memory architectures: a hw/sw approach for mixing die-stacked and off-package memories	2015	-0.290586318907656	13.544012215322653	700323
700299	EDA	rapid prototyping tools for fpga designs: rapidsmith	2010	-2.562974250422472	11.624192755886266	700326
700390	EDA	design considerations for a hardware-refreshed memory card for the mc68000	1984	-2.1711265052342705	12.268915728954608	700417
700582	Embedded	a spectrum of mpsoc models for design space exploration and its use	2012	-2.382508007805876	12.050590476478098	700609
700637	Robotics	hardware, design and implementation issues on a fpga-based smart camera	2007	-1.676335343703511	12.186235479044555	700664
700693	HPC	scalable and parallel implementation of a financial application on a gpu: with focus on out-of-core case	2010	-0.008110070323280183	11.831419687942006	700720
700696	Arch	investigating hardware micro-instruction folding in a java embedded processor	2010	-0.8011728666523737	12.872919339631743	700723
700708	Arch	key microarchitectural innovations for future microprocessors	2009	-2.7754105127779	13.413979516684954	700735
700937	EDA	performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems	2011	-2.285837096519224	13.117022014869532	700964
701081	EDA	a scalable synthesis methodology for application-specific processors	2006	-1.3725715720894354	12.996491706079988	701108
701178	EDA	hars: a heterogeneity-aware runtime system for self-adaptive multithreaded applications	2015	0.05428416269812402	14.31460786592618	701205
701241	EDA	aspen: an asynchronous signal processor for energy efficient sensor nodes	2010	-2.369080438494698	14.38127744936913	701268
701313	Arch	performance models for network processor design	2006	-2.173826597856457	14.627862821503012	701340
701430	PL	performance and power evaluation of c++ object-oriented programming in embedded processors	2003	-0.8176709412671999	12.611325441074028	701457
701503	Arch	a high-level dram timing, power and area exploration tool	2015	-1.9104143180267448	14.04700399545808	701530
701709	EDA	a multi-mode video-stream processor with cyclically reconfigurable architecture	2008	-2.088087052744542	13.191815732534057	701736
701713	Arch	a cost-effective clustered architecture	1999	-0.310738588447024	13.945982096648144	701740
701727	Arch	4.2 a 20nm 32-core 64mb l3 cache sparc m7 processor	2015	-1.3271026704034814	13.711371100404135	701754
701777	EDA	an analysis of the energy efficiency of multi-threading on multi-core machines	2010	-0.3006699212830377	14.03219459082628	701804
701850	HCI	the design of a coprocessor board using xilinx's xc6200 fpga - an experience report	1996	-1.6226867682774868	11.90829628046314	701877
702052	Arch	zero-value caches: cancelling loads that return zero	2009	-0.30048999784881003	14.721242501069822	702079
702422	EDA	hardware partitioning software for dynamically reconfigurable soc design	2003	-2.523625350836181	12.622280403966306	702449
702447	Arch	efficient orchestration of sub-word parallelism in media processors	2004	-0.5267312180178386	12.962126272240248	702474
702771	OS	extending the moore's law by exploring new data center architecture: invited paper	2016	-0.05288090449928432	12.299205675317804	702798
702829	EDA	a self-reconfigurable implementation of the jpeg encoder	2007	-1.8268462781951695	12.940511971518502	702856
702852	EDA	static scheduling of multiple asynchronous domains for functional verification	2001	-3.18232491195763	11.907437588682315	702879
702867	EDA	why- and how- to integrate verilog-a compact models in spice simulators	2013	-2.8569243692798008	11.452705325369012	702894
702912	EDA	feasibility of high level compiler optimizations in online synthesis	2015	-1.9598379034214128	12.233242325237715	702939
702928	EDA	automatic generation of operation tables for fast exploration of bypasses in embedded processors	2006	-0.5714382273381085	12.730583974447418	702955
703038	Embedded	measuring and modeling energy consumption of embedded systems for optimizing compilers	2018	-0.7499177435667945	13.84406925963999	703065
703263	Arch	architecture of a parallel machine: cenju-3	1995	-1.9312280103435304	13.605631995482595	703290
703490	EDA	towards design and validation of mixed-technology socs	2000	-2.8357087868882638	11.806933819849887	703517
703501	HPC	neural network methods for fast and portable prediction of cpu power consumption	2015	-0.420538678199314	14.539558063435194	703528
703506	EDA	energy-efficient gpgpu architectures via collaborative compilation and memristive memory-based computing	2014	-1.5994066851030988	14.558164434081675	703533
703695	EDA	scalable compile-time scheduler for multi-core architectures	2009	-1.2430930334945194	13.049223404497782	703722
703960	EDA	a framework for automatic custom instruction identification on multi-issue asips	2014	-1.150151949836547	12.648478862765774	703987
703991	Logic	hardware/software co-simulation focusing on functional verification of large-scale asics	1999	-2.9432624989958733	11.706142553191144	704018
704132	HPC	improving memory-system performance of sparse matrix-vector multiplication	1997	0.08518362550870534	13.186426459369047	704159
704159	EDA	designing robust routing algorithms and mapping cores in networks-on-chip: a multi-objective evolutionary-based approach	2012	-2.41720506305585	14.785985781739088	704186
704264	Arch	prediction of performance and processor requirements in real-time data flow architectures	1993	-1.1280231050080154	13.106343524396904	704291
704343	EDA	low-power mapping of behavioral arrays to multiple memories	1996	-1.4682945627195851	13.57220962745857	704370
704350	EDA	a generic test and maintenance node for embedded system test	1994	-3.112402751383849	12.143540808177535	704377
704486	Embedded	multi-core embedded wireless sensor networks: architecture and applications	2014	-0.8784789683457145	13.041876404014905	704513
704514	EDA	comparing throughput and power consumption in both sequential and reconfigurable processors	2008	-1.0817823008234002	12.400180384702725	704541
704587	EDA	building emulation framework for non-volatile memory	2017	-0.6820033910881209	13.042815883801474	704614
704633	Arch	network time synchronization: a full hardware approach	2012	-2.3453994046367983	11.72653102368155	704660
705044	HPC	a pipelined memory management algorithm for distributed shared memory switches	2005	-0.1566132075946429	14.733205312837047	705071
705315	HPC	many-core scheduling of data parallel applications using smt solvers	2014	0.2353864783696233	12.654075135413333	705342
705327	Crypto	panel session - is the second wave of hls the one industry will surf on?	2009	-2.942815290371609	12.3446991616595	705354
705359	EDA	energy efficient co-scheduling in dynamically reconfigurable systems	2007	-0.9025825633615768	14.711966243323472	705386
705381	EDA	resolution, optimization, and encoding of pointer variables for thebehavioral synthesis from c	2001	-1.30735528912778	12.096833134769009	705408
705383	Arch	architectural investigation of matrix data layout on multicore processors	2014	0.15730607155139306	12.282743401300282	705410
705398	Arch	application-aware adaptive cache architecture for power-sensitive mobile processors	2013	-0.3954813315592589	14.902945909932056	705425
705400	EDA	perform-ml: performance optimized machine learning by platform and content aware customization	2016	0.2843929763878285	11.576214070819404	705427
705480	Arch	architecting on-chip interconnects for stacked 3d stt-ram caches in cmps	2011	-0.10283116130175493	14.747071399538756	705507
705482	EDA	train: a virtual transaction layer architecture for tlm-based hw/sw codesign of synthesizable mpsoc	2006	-2.042032154973101	12.85847589194142	705509
705842	Embedded	stellar - a case-study on systematically embedding a traffic light recognition	2014	-1.7844745501537431	11.634720298442302	705869
705959	HPC	emulating transactional memory on fpga multiprocessors	2011	-0.2455653531672425	13.03396530929314	705986
705984	EDA	code optimization techniques in embedded dsp microprocessors	1998	-1.2809021153906723	13.083275185680494	706011
706007	Arch	special feature extending register-transfer technology to teach computer architecture	1978	-2.2944868897554893	11.332210441650947	706034
706186	EDA	power dissipation challenges in multicore floating-point units	2010	-1.9543231932672152	13.955785481438113	706213
706198	EDA	disturbance aware memory partitioning for parallel data access in stt-ram	2017	-0.26475384453405026	15.067800422272713	706225
706368	Arch	a compiler-directed energy saving strategy for parallelizing applications in on-chip multiprocessors	2005	-0.43286488389442335	14.593738818382466	706395
706457	Arch	convolution engine: balancing efficiency & flexibility in specialized computing	2013	-0.4685758111358809	12.755836533398705	706484
706543	Embedded	fast regular expression matching using fpgas	2001	-2.0723053933328583	11.941867393662438	706570
706581	HPC	development and application of a hybrid programming environment on an arm/dsp system for high performance computing	2018	0.2257045502931482	11.839640648113928	706608
706873	Arch	a two-dimensional, distributed logic architecture	1991	-1.3671965629377012	11.578918909487589	706900
706882	EDA	uninterpreted co-simulation for performance evaluation of hw/sw systems	1996	-2.3530262770226207	11.695334521387016	706909
706893	Arch	the 82460gx sever/workstation chip set	2000	-0.9960195606727088	12.084151501057661	706920
706924	HPC	using task recomputation during application mapping in parallel embedded architectures	2006	0.29015446650346954	14.135881238910034	706951
707034	Arch	a multiprocessor architecture for viterbi decoders with linear speedup	1993	-2.7410859397095613	13.22340925849115	707061
707049	HPC	second generation quad-core intel xeon processors bring 45 nm technology and a new level of performance to hpc applications	2008	0.30025634058062073	12.056846633611762	707076
707054	Arch	initial results on fuzzy floating point computation for multimedia processors	2002	-1.6322392178087803	12.717551598494186	707081
707282	Embedded	timing analysis for resource access interference on adaptive resource arbiters	2011	0.30390279607590104	15.07158339334939	707309
707443	HPC	fast implementation of dgemm on fermi gpu	2011	0.4023273783629708	12.824815739426533	707470
707638	EDA	circuit modeling for practical many-core architecture design exploration	2010	-1.438219055417196	12.70782895529396	707665
707643	Arch	nvsleep: using non-volatile memory to enable fast sleep/wakeup of idle cores	2014	-0.13494041851271868	14.977699957180267	707670
707648	Arch	methodology for efficient multi-threading of parsers in eda tools	2012	0.17126384875129244	12.218303555672081	707675
707780	EDA	simd extension to vliw multicluster processors for embedded applications	2002	-0.5529959451327112	12.90017667307499	707807
707819	EDA	dynamic resource management for heterogeneous many-cores	2018	-0.8547269949683735	15.0380196456251	707846
707891	Arch	techniques and tools for implementing ieee 754 floating-point arithmetic on vliw integer processors	2010	-1.7071441163569714	11.789593807471485	707918
708055	EDA	a risc development case study	1990	-0.5975593999104183	13.54234086342917	708082
708121	EDA	an area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee	2010	-2.6486769882578063	14.98735851136327	708148
708124	Embedded	design of small reconfigurable embedded numerical control system	2008	-2.6797388826009665	11.3726473431613	708151
708191	EDA	towards a type 0 hypervisor for dynamic reconfigurable systems	2017	-1.1181276934650721	13.305086407325796	708218
708241	Arch	how sensitive is processor customization to the workload's input datasets?	2011	-0.5720367997481686	13.410792062605195	708268
708243	Arch	a microprogrammed signal processor	1981	-1.508711910097282	12.433558808364806	708270
708409	Arch	high-performance imaging subsystems and their integration in mobile devices	2013	-1.0259740557273092	12.728569375399564	708436
708447	EDA	the across mpsoc - a new generation of multi-core processors designed for safety-critical embedded systems	2012	-0.7267923623491774	13.93334903703732	708474
708487	EDA	parafro: a hybrid parallel fpga router using fine grained synchronization and partitioning	2016	-1.5494334616770915	14.95686111988386	708514
708499	Arch	dynamic warp subdivision for integrated branch and memory divergence tolerance	2010	0.4042514502908739	14.028799209854302	708526
708508	EDA	a fast and flexible accuracy-guaranteed fractional bit-widths optimization approach	2009	-2.5084504624034514	13.400352651040821	708535
708755	Arch	exploring the impact of memory block permutation on performance of a crossbar reram main memory	2017	-0.5447044077212876	14.962022070339	708782
708906	Embedded	samosa: scratchpad aware mapping of streaming applications	2011	-1.1565727339016914	14.019283051229316	708933
708936	Arch	reconfigurable computing cluster project: phase i brief	2008	0.38440767750266425	11.609424220471269	708963
708942	HPC	a uml model-driven approach to efficiently allocate complex communication schemes	2014	-0.2599451935898893	12.61749503785754	708969
708998	EDA	extending the monte carlo processor modeling technique: statistical performance models of the niagara 2 processor	2010	0.03380452122148025	12.97646109472302	709025
709027	EDA	exploiting narrow-width values for thermal-aware register file designs	2009	-1.2776889186728722	14.859699353148544	709054
709082	Embedded	over effective hard real-time hardware tasks scheduling and allocation	2015	0.1086750696136612	14.490578140435508	709109
709114	EDA	task migrations for distributed thermal management considering transient effects	2015	-1.5504471187829802	15.119083320573315	709141
709126	EDA	design space exploration of instruction set customizable mpsocs for multimedia applications	2010	-1.3104087981396326	14.084742048598025	709153
709157	EDA	fpga clock network architecture: flexibility vs. area and power	2006	-2.9120069627215512	13.98922246326601	709184
709167	Embedded	modeling and optimization techniques for efficient implementation of parallel embedded systems	2010	-1.2913375233649875	12.03722998675971	709194
709328	Arch	software pipelined execution of stream programs on gpus	2009	-0.0797699019705096	12.797200232121082	709355
709435	Arch	energy-efficient all-spin cache hierarchy using shift-based writes and multilevel storage	2015	-1.1290333159707795	15.015837832919132	709462
709487	HPC	programming-level power measurement for gpu clusters	2011	-0.08877053026789078	12.703068979778356	709514
709541	Arch	the architecture of the real-time signal processor	1982	-1.8758866925511748	12.319766539128153	709568
709577	DB	conflict detection-based run-length encoding - avx-512 cd instruction set in action	2018	0.013305284575883166	12.216384422721518	709604
710059	EDA	session 23 overview: low-power socs: high-performance digital subcommittee	2015	-3.0316893360774286	13.689720797414909	710086
710217	Arch	the mecra: a self-reconfigurable computer for highly reliable process	1971	-2.7963798814488534	11.455929625664133	710244
710258	EDA	optimization of secure embedded systems with dynamic task sets	2013	-0.9850905152987632	14.404732842465984	710285
710437	Embedded	arithmetic-based address translation for energy-efficient virtual memory support in low-power, real-time embedded systems	2005	-0.4696910798351854	14.033399260291427	710464
710471	HPC	improving i/o throughput with primacy: preconditioning id-mapper for compressing incompressibility	2012	-0.09867617232045366	11.93584428225559	710498
710717	EDA	simulate and eliminate: a top-to-bottom design methodology for automatic generation of application specific architectures	2011	-2.3601326107484666	12.762051077272663	710744
710725	HPC	rhinet/ni: a reconfigurable network interface for cluster computing	2002	-0.5102700016035214	12.7660003225927	710752
710799	Embedded	towards virtual prototyping of synchronous real-time systems on noc-based mpsocs	2017	-2.518214757732272	12.141794398741832	710826
710852	EDA	a multi-stage leakage aware resource management technique for reconfigurable architectures	2014	-1.4708534935130102	15.015354437772816	710879
710861	Embedded	inexact arithmetic circuits for energy efficient iot sensors data processing	2018	-3.0606163368239887	14.950115651987936	710888
710865	Robotics	computational architecture for fast seismic data transmission between cpu and fpga by using data compression	2016	-0.6198984443124894	12.294553587638116	710892
710881	EDA	adaptive processor architecture - invited paper	2012	-1.817598403826425	12.724589909889364	710908
710999	EDA	standards for system level design	2010	-3.038293656011458	11.838474150587606	711026
711245	Arch	scalable distributed last-level tlbs using low-latency interconnects	2018	0.17043778173072704	14.343543200112837	711272
711284	Arch	energy and area efficient near field inductive coupling: a case study on 3d noc	2017	-3.2362116246935444	14.612856094440978	711311
711491	Embedded	hardware-aware thread scheduling: the case of asymmetric multicore processors	2012	-0.1345097958847143	13.12830152804568	711518
711702	NLP	packet triggered prediction based task migration for network-on-chip	2012	-0.30054112174883896	14.79333931044761	711729
711778	DB	a stochastic model for estimating the power consumption of a processor	2015	-0.10244799828248084	14.083998559259081	711805
711925	EDA	system scenarios-based architecture level exploration of sdr application using a network-on-chip simulation framework	2013	-1.7975520841808246	14.085605554034956	711952
712110	HPC	an analytical memory hierarchy model for performance prediction	2017	0.2718314937006332	12.360176091524108	712137
712375	EDA	performance optimization using template mapping for datapath-intensive high-level synthesis	1996	-2.702608937013648	12.0964811969837	712402
712542	EDA	metasynthesis for designing automotive socs	2014	-2.7509330059010804	11.758255789282432	712569
712957	EDA	many-core system-on-chip: architectures and applications	2016	-2.095969017210218	13.286407806507285	712984
713019	Embedded	a framework for supporting real-time applications on dynamic reconfigurable fpgas	2016	-1.260160610148904	13.24269773911319	713046
713034	Arch	kpn2gpu: an approach for discovery and exploitation of fine-grain data parallelism in process networks	2011	-0.2789816809541367	12.011207331144792	713061
713165	EDA	application specific forwarding network and instruction encoding for multi-pipe asips	2006	-1.261968834854018	14.086708574470098	713192
713332	Embedded	compiler optimizations for adaptive epic processors	2001	-1.9907255037224565	12.261613383405578	713359
713336	HPC	achieving power-efficiency in clusters without distributed file system complexity	2010	0.3553225114930623	14.362383179312902	713363
713340	EDA	minimizing memory access energy in embedded systems by selective instruction compression	2002	-1.0557307738041355	13.774247302857768	713367
713358	EDA	speeding up mpsoc virtual platform simulation by ultra synchronization checking method	2011	-1.076171771466978	12.780906830596747	713385
713448	EDA	experimental evaluation of memory optimizations on an embedded gpu platform	2015	0.07393879798917809	12.824413243088133	713475
713621	EDA	on the co-simulation of systemc with qemu and ovp virtual platforms	2014	-2.303401082577354	11.627595092290333	713648
713889	EDA	multipar: behavioral partition for synthesizing multiprocessor architectures	1994	-1.6362406555684303	13.192961319060247	713916
714120	EDA	a virtual socket framework for rapid emulation of video and multimedia designs	2005	-2.2253018970857408	12.237591874663394	714147
714582	EDA	hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip	2005	-2.2704158993837718	12.349240105811852	714609
714757	EDA	high-speed serial embedded deterministic test for system-on-chip designs	2014	-2.323829678989409	14.247371775922437	714784
714992	Arch	sub-operation parallelism optimization in simd processor synthesis and its experimental evaluations	2005	-1.3592922910606169	12.997022537046373	715019
715035	Arch	blrl: accurate and efficient warmup for sampled processor simulation	2005	0.3665529346697812	13.47611363782804	715062
715118	EDA	hardware synthesis for systems of recurrence equations with multidimensional schedule	2008	-1.9458778872616016	11.407722143789913	715145
715174	HPC	analysis of parallel mixed-mode simulation algorithms	1991	-0.9898213416581036	11.871320338063295	715201
715272	SE	systematic approach and software tool for systolic design	1994	-2.1126960336175657	11.840086999044473	715299
715341	EDA	modlex: a multi objective data layout exploration framework for embedded systems-on-chip	2007	-1.2169124545319647	14.064329619296124	715368
715396	Embedded	combining process splitting and merging transformations for polyhedral process networks	2010	0.5040794588795738	12.289322996975432	715423
715461	EDA	a universal intelligent system-on-chip based sensor interface	2010	-3.0425814780276004	14.398744579504587	715488
715580	EDA	ip-block-based design environment for high-throughput vlsi dedicated digital signal processing systems	2005	-2.9922134593470964	11.527282757391422	715607
715603	Arch	a novel field programmable gat array architecture for high speed arithmetic processing	1998	-2.4865254768905847	12.725569741879823	715630
715652	EDA	flexcache: field extensible cache controller architecture using on-chip reconfigurable fabric	2011	-1.5762472963448102	13.333973275749559	715679
715725	Arch	phase change memory write cost minimization by data encoding	2015	-0.6277343130100584	15.04604664837783	715752
715800	EDA	investigating the role of interconnect surface roughness towards the design of power-aware network on chip	2018	-3.0129002392360587	14.88496509137901	715827
715964	Arch	dual-pipeline heterogeneous asip design	2004	-1.4017315447836614	12.724583639334366	715991
716142	HPC	energy-efficient and fault-tolerant scheduling for manycores and grids	2017	-0.12974310660729854	14.897694901563597	716169
716338	Arch	energy efficient data access techniques	2014	0.2432058454214159	14.77417344396763	716365
716373	Arch	customizing vliw processors from dynamically profiled execution traces	2015	-1.2988401013664863	13.455725772052931	716400
716567	EDA	a fast fpga based coprocessor supporting hard real-time search	1997	-1.615892460413804	12.347825091919685	716594
716604	EDA	multi objective design space exploration of cache for embedded applications	2012	-1.514664379847373	14.771399262986494	716631
716646	EDA	interfacing in microprocessor-based systems with an advanced physical addressing	2004	-2.055619915950463	11.744889564965925	716673
716690	Arch	the core degree based tag reduction on chip multiprocessor to balance energy saving and performance overhead	2010	-0.3183858638093005	14.596559257199454	716717
716756	HPC	a fault tolerant massively parallel processing architecture	1987	-2.127821791487136	12.509451224048801	716783
716787	ML	towards hardware-driven design of low-energy algorithms for data analysis	2014	-0.8302145325814956	11.553027956198607	716814
716843	Arch	majc-5200: a high performance microprocessor for multimedia computing	2000	-2.025476176453417	13.15118595015888	716870
716888	EDA	jpeg-2000 workload prediction for adaptive system on chip entropy coders architecture	2006	-2.0259773092457114	13.28100001324093	716915
717415	EDA	reconfigurable co-processor for kanerva's sparse distributed memory	2004	-2.02550351459114	12.544122791536006	717442
717678	HPC	highly abstracted video processing language meets multi-grain auto-parallelization	2016	-0.8397156843388767	12.037457056142149	717705
718183	EDA	reducing code size through address register assignment	2006	0.0677707387341108	13.714454892948115	718210
718367	Arch	macro data load: an efficient mechanism for enhancing loaded data reuse	2011	-0.03135070160473073	14.658672565616572	718394
718403	EDA	on the design of two-level reconfigurable architectures	2005	-1.9517477301556023	13.034120864566322	718430
718405	Arch	evolving buses: backplane buses mature to keep pace with technology	1994	-3.287857322784188	12.753455577587085	718432
718485	Embedded	fpga-based multi-core reconfigurable system for sar imaging	2018	-1.712687331306784	12.307445079631051	718512
718548	Metrics	a case for a more effective, power-efficient turbo boosting	2018	-0.3159028532335349	14.479254328268919	718575
718715	OS	dynamically generating fft code	2014	-0.2688869579470959	12.391928986961586	718742
718736	EDA	an efficient compaction algorithm for test vectors of microprocessors and microcontrollers	1988	-1.5972266785742382	11.84976645181636	718763
718801	HPC	hierarchical dependency graphs: abstraction and methodology for mapping systolic array designs to multicore processors	2009	-0.5441598949879174	12.104161278976445	718828
718938	Arch	efficient traffic balancing for noc routing latency minimization	2016	-2.384348934789248	14.889846019312971	718965
718944	EDA	main memory organization trade-offs with dram and stt-mram options based on gem5-nvmain simulation frameworks	2018	-1.4031768068412571	14.483935254167895	718971
719016	Arch	microarchitecture support for reducing branch penalty in a superscaler processor	1996	0.39128916330623664	14.0525160246845	719043
719108	Embedded	system level design for embedded reconfigurable systems using morpheus platform	2010	-2.4348306937499697	12.332622422932985	719135
719320	Arch	adaptive interfacing with reconfigurable computers	2001	-3.1753011118024257	12.165309548406661	719347
719407	Arch	compiler-assisted instruction decoder energy optimization for clustered vliw architectures	2007	-0.9147926160026256	14.751643584192967	719434
719412	Embedded	a hybrid ilp-cp model for mapping directed acyclic task graphs to multicore architectures	2014	-1.4326405408627916	12.662574237549475	719439
719438	EDA	the future of flexible hw platform architectures panel discussion	2000	-3.1864261023924607	13.21027530011996	719465
719467	Arch	cnvlutin: ineffectual-neuron-free deep neural network computing	2016	-0.1809951630922918	14.274146844742017	719494
719715	EDA	synthesizable-from-c embedded processor based on mips-isa and oisc	2015	-1.4398888808305783	12.512354953856578	719742
719739	Logic	register allocation based on a reference flow analysis	2003	0.044736099252193226	13.026210914649885	719766
719975	Arch	computer aided engineering of cluster computers	2008	-0.5243003261193949	12.269192531164933	720002
719984	EDA	data dependences critical path evaluation at c/c++ system level description	2003	-1.6605042972011723	12.48147386348726	720011
720104	HPC	guest editors’ introduction	2012	0.18682097501625436	12.024659236183382	720131
720112	Embedded	realization of qos management using negotiation algorithms for multiprocessor noc	2006	-1.046236447511217	14.149807322036136	720139
720190	Arch	region-level approximate computation reuse for power reduction in multimedia applications	2005	-0.8638528657168492	14.667331891011136	720217
720347	EDA	fpga floating point datapath compiler	2009	-1.5884497456117623	11.939040911538319	720374
720421	EDA	memory architecture exploration framework for cache based embedded soc	2008	-1.3467169005422863	13.845248783036276	720448
720630	Arch	scalable instruction-level parallelism	2004	-0.4885118044541332	14.275989133666187	720657
720775	Arch	saving register-file leakage energy by register-usage exploiting	2008	-0.7641044414288509	14.7526846515824	720802
720874	EDA	a pci-compatible fpga-coprocessor for 2d/3d image processing	1996	-2.152013706411754	11.316245092306831	720901
721067	Graphics	stand-alone memory controller for graphics system	2014	-1.534121816314235	12.323135163212148	721094
721068	EDA	one for all, all for one: a heterogeneous data plane for flexible p4 processing	2018	-1.7610740452960951	12.724171540114494	721095
721188	EDA	architecture-to-task optimization system (atos) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform	2002	-1.782412902708143	12.716623664262386	721215
721243	Arch	why is graphics hardware so fast?	2005	-0.10192538440143226	11.507988722884223	721270
721352	EDA	openmp-based approach for high level c loops synthesis	2017	-1.5271469998189473	11.83763091236599	721379
721434	EDA	on-chip memory optimization for high-level synthesis of multi-dimensional data on fpga	2019	-0.5707109072040624	13.588380730740425	721461
721455	Embedded	compositional, dynamic cache management for embedded chip multiprocessors	2009	0.25471035593535113	14.800669034158943	721482
721596	Arch	performance models for split-execution computing systems	2016	0.09848428119086937	11.909644108607873	721623
721865	Arch	self-adaptive harris corner detector on heterogeneous many-core processor	2014	-0.6317867459060486	12.589447153891596	721892
721884	Arch	fpgas, gpus and the ps2 - a single programming methodology	2006	-0.8633410170128146	11.552846784255793	721911
721898	Crypto	predictable embedding of large data structures in multiprocessor networks-on-chip	2005	-0.3386584012517538	13.873899166535091	721925
722074	EDA	formal verifications in modern chip designs	2006	-3.1742613259988817	11.324236626398742	722101
722383	Arch	giganetic : a scalable embedded on-chip multiprocessor architecture for network applications	2006	-2.2940770573584843	13.438225084326634	722410
722436	HPC	light-weight synchronization for inter-processor communication acceleration on embedded mpsocs	2007	0.3683172583907229	13.87079202988844	722463
722678	HPC	run-time heterogeneous-aware power-adaptive scheduling in openfoam	2018	-0.17408191279333216	14.475167368011038	722705
722728	EDA	compiler-directed scratchpad memory management via graph coloring	2009	-0.7661743837552968	13.691606177446213	722755
722739	EDA	the andres project: analysis and design of run-time reconfigurable, heterogeneous systems	2007	-2.03361889567442	11.786493000472698	722766
722786	Arch	multiple-path execution for chip multiprocessors	2003	0.10490545178912566	13.995779563186991	722813
722814	EDA	a clustering ilp model for fast instruction selection in embedded applicated specific processor design	2006	-2.8574475088857314	12.422908778825601	722841
722850	HPC	data rate assessment on l2–l3 cpu bus and bus between cpu and ram in modern cpus	2017	-0.1987748244664788	13.776388212612055	722877
722968	EDA	asynchronous integration of coarse-grained reconfigurable xpp-arrays into pipelined risc processor datapath	2003	-2.6734072550579118	13.299414765578073	722995
722972	Arch	managing soft-errors in transactional systems	2014	-3.18706300774014	14.275488514732904	722999
723001	HPC	designing computational clusters for performance and power	2007	-0.936482227193268	14.85333874433892	723028
723081	Arch	technical description of the dec 7000 and dec 10000 axp family	1992	-1.7691211136990237	12.530112150083434	723108
723345	HPC	resource management for multicore aware software architectures of in- car multimedia systems	2011	0.19293558621499046	13.411422565949492	723372
723348	Embedded	enhancing compiler techniques for memory energy optimizations	2002	-0.9516775624640044	14.87619182336408	723375
723483	EDA	performance estimation of streaming applications for hierarchical mpsocs	2016	-0.18115621616467675	12.479750880960255	723510
723537	EDA	implementation of h.264 decoder on sandblaster dsp	2005	-1.8465986208695704	12.407082127143203	723564
723661	Arch	unifying scan compression	2014	-2.9702481305702344	11.553587847777242	723688
723718	Arch	a partially reconfigurable architecture supporting hardware threads	2012	-0.5910914735439962	12.957412188717822	723745
723776	HPC	thread count prediction model: dynamically adjusting threads for heterogeneous many-core systems	2015	0.005888548006959226	14.413307003220805	723803
723792	Arch	inter- rogram compilation for disk energy reduction.	2003	-0.6091637244566173	14.693397784245734	723819
723811	EDA	a parallel logic simulation framework: study, implementation, and performance	2010	-0.9319852808136002	12.031461631016011	723838
724148	Arch	conflict-free access to streams in multiprocessor systems	1993	0.3845584876347112	13.984728113327995	724175
724164	EDA	the portable open-source ip core and utility library poc	2016	-1.7086530047994433	12.011907088850943	724191
724167	Arch	design trade-offs in energy efficient noc architectures	2014	-2.3611767995922386	14.98585779947114	724194
724201	EDA	ventti: a vertically integrated framework for simulation and optimization of networks-on-chip	2012	-1.9408819995546158	13.473031998534017	724228
724284	Arch	an occam circle generator program implemented in vlsi	1993	-1.8821509535964192	11.516531410583394	724311
724325	EDA	a system-level framework for evaluating area/performance/power trade-offs of vliw-based embedded systems	2005	-2.0246461711829107	13.086361464658493	724352
724423	HPC	sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation	2011	0.19511969659787712	13.249300801536064	724450
724429	HPC	a case study using automatic performance tuning for large-scale scientific programs	2006	0.3859365216000469	11.442938855088835	724456
724501	EDA	memories3: a programmable, real-time hardware emulation tool for multiprocessor server design	2000	0.0969700418659693	13.26471398447922	724528
724693	EDA	quality evaluation of digital soft ip core for fpga system	2017	-1.6749954269393752	13.145500878151704	724720
724746	EDA	challenges and opportunities in low-power design enablement	2009	-3.29010477314685	13.030326977335124	724773
724756	HPC	vectorizing unstructured mesh computations for many-core architectures	2016	0.4540340746630484	11.36554319660492	724783
725060	HPC	no zero padded sparse matrix-vector multiplication on fpgas	2014	0.1359587122195659	13.65309909999289	725087
725134	EDA	poster: an integrated vector-scalar design on an in-order arm core	2016	-0.8300931439756914	13.838526502622	725161
725177	EDA	comparative review of nocs in the context of asics and fpgas	2015	-2.7159745484491644	12.885847708189885	725204
725308	Arch	blind optimization for exploiting hardware features	2009	0.20747394412207806	13.147943514148135	725335
725416	Arch	decisive aspects in the evolution of microprocessors	2004	-0.1491712245772636	12.143916874677831	725443
725555	Robotics	serial i/o of alphanumeric data under interrupt control	1978	-2.0405308718718858	11.294014483498778	725582
725579	EDA	efficient tool path computation using multi-core gpus	2013	-0.935461084861086	11.79378482549283	725606
725648	HPC	modeling and analyzing the energy consumption of fork-join-based task parallel programs	2015	-0.04974079235123734	14.868634702391693	725675
725809	EDA	pmhls 2.0: an automated optimization of power management during high-level synthesis	2016	-3.0767482668520723	13.065448954300376	725836
725816	DB	main memory technology	1973	0.03153558724031461	13.588283321194494	725843
725983	HPC	parallel execution of csound	2009	0.2111241566395109	12.11992383536546	726010
726021	SE	data layout transformation for structure vectorization on simd architectures	2015	0.3772288548191923	11.930428425449968	726048
726142	EDA	low-power behavioral synthesis optimization using multiple precision arithmetic	1999	-1.843970230167118	12.801756329374905	726169
726362	Arch	a design methodology for performance maintenance of 3d network-on-chip with multiplexed through-silicon vias	2014	-3.184099260442893	14.784770291726911	726389
726389	EDA	harmonic-summing module of ska on fpga-optimising the irregular memory accesses	2018	-0.611489594782476	12.145297985611794	726416
726556	EDA	optimising space exploration of opencl for gpgpus	2014	0.4847005136401088	11.664676664090813	726583
726731	Arch	hardware and software aspects of parallel computing	1996	-1.0502069452010796	12.336467100909786	726758
726790	EDA	optimizing code parallelization through a constraint network based approach	2006	-1.029815025207812	13.109290851876345	726817
726791	SE	hardware implementations of software programs based on hierarchical finite state machine models	2013	-1.1525293961702892	11.844799755066614	726818
726796	Arch	hybrid-comp: a criticality-aware compressed last-level cache	2018	0.13322275099541045	14.808596459123972	726823
726849	EDA	collective computing based on swarm intelligence	2008	-0.3545276298919248	12.669378621504226	726876
726950	EDA	occam on field programmable gate arrays - fast prototyping of parallel embedded systems	2000	-1.4932387571725032	11.998905462508235	726977
727166	EDA	an opencltm implementation of webp accelerator on fpgas	2018	-0.4009284954085762	12.468552223626704	727193
727220	EDA	an fpga for implementing asynchronous circuits	1994	-3.3336042111039634	12.372705675976073	727247
727470	EDA	prototyping embedded dsp systems - from specification to implementation	2004	-2.373087547614689	12.200872581447232	727497
727502	Mobile	the cambridge fast ring networking system	1988	-2.2365561304922106	11.402183356488075	727529
727629	Arch	compiling on horizon	1988	0.1546360449919224	12.425319491940328	727656
727898	EDA	low-power shared memory architecture power mode for mobile system-on-chip	2014	-2.741886578718574	14.064526776903353	727925
728091	EDA	an energy-efficient 3d cmp design with fine-grained voltage scaling	2011	-1.033156673610486	15.03030610562334	728118
728197	HPC	memory bandwidth optimization strategy of coarse-grained reconfigurable architecture	2012	-1.0301581175536731	13.878677387775904	728224
728289	EDA	soc platform based design of mpeg-2/4 aac audio decoder	2005	-2.1137492150917763	12.618226836235962	728316
728348	HPC	3d-swift: a high-performance 3d-stacked wide io dram	2014	-0.6184753576617885	14.00310658090515	728375
728426	HPC	an adaptive multi-module cache with hardware prefetching mechanism for multimedia applications	2003	0.3156814623367444	14.656130647659841	728453
728430	HPC	cholesky factorization on heterogeneous cpu and gpu systems	2015	-0.0027365155363368444	11.575232275504215	728457
728540	Arch	way stealing: a unified data cache and architecturally visible storage for instruction set extensions	2014	0.1739535998492732	13.854597673529543	728567
728757	NLP	a reconfigurable neuroprocessor for self-organizing feature maps	2013	-1.1980447976200894	12.148518083303607	728784
728813	EDA	pipeline scheduling with input port constraints for an fpga-based biochemical simulator	2009	-1.9234263162388987	12.65471461322084	728840
728831	EDA	mathematical limits of parallel computation for embedded systems	2011	-0.4137349608916261	12.706605793669489	728858
728890	Arch	an efficient buffer memory system for subarray access	2001	-1.914285820184061	13.96985853268934	728917
728952	Arch	front matter	2011	-1.265248695862846	12.077109156666255	728979
728964	EDA	optimization of data allocation on cmp embedded system with data migration	2016	-0.5696819542162483	15.011729040723916	728991
729233	Web+IR	huge music archives on mobile devices	2011	-1.0627873875375575	12.066326614194331	729260
729446	Embedded	high-speed software-based platform for embedded software of a single-chip mpeg-2 video encoder lsi with hdtv scalability	1999	-2.4081837859404462	12.18809293806015	729473
729696	EDA	compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems	2011	-0.18160403516425708	14.412660758975212	729723
729707	Embedded	static dataflow analysis for soft real-time system design	2018	-0.7479919137538229	13.876416478933988	729734
729827	Arch	maxpb: accelerating pcm write by maximizing the power budget utilization	2016	-0.3003900471511797	15.011514618280945	729854
729844	DB	the impact of optics on data and knowledge base systems	1989	-3.2063990657723123	13.066246297538653	729871
729901	DB	graph analytics on manycore memory systems	2018	0.05531532750227973	12.139440605471178	729928
729955	Robotics	a scalable fpga-based floating-point gaussian filtering architecture	2017	-1.8950100282405091	12.053568462183142	729982
730056	Embedded	optimization of real-time software implementing multi-rate synchronous finite state machines	2017	-0.4380047563220033	14.484404877427295	730083
730087	Arch	mapping tasks to a dynamically reconfigurable coarse grained array	2014	-1.2887421867891389	13.151725496168696	730114
730103	EDA	automatic transformation of systemc designs to speed up simulation	2015	-2.271211938219214	11.988105024577624	730130
730175	EDA	timing verification of dynamically reconfigurable logic for the xilinx virtex fpga series	2002	-2.8675373202348653	11.46627436161205	730202
730185	EDA	finding the best compromise in compiling compound loops to verilog	2010	-1.8213498850998049	12.744023866515631	730212
730189	EDA	accelerating radiosity calculations using reconfigurable platforms	2002	-1.905457849011644	12.183958937694289	730216
730241	EDA	efficient algorithm for hardware/software partitioning and scheduling on mpsoc	2013	-1.4755103346747502	14.309752804242802	730268
730255	NLP	data structures for information retrieval.	1972	-1.1616198937233118	11.944092746288078	730282
730260	EDA	a heuristic algorithm for optimizing page selection instructions	2010	-0.8476414660450675	14.260016965658313	730287
730487	Arch	ashes introduction and committees	2015	0.3810244733433376	12.888794610851495	730514
730497	EDA	an embedded sopc system using automation design	2005	-2.7669321366569664	12.018493433760275	730524
730635	EDA	an automatic tool flow for the combined implementation of multi-mode circuits	2013	-3.0157290814980184	12.826405263252635	730662
730834	HPC	optimum power-performance gpu configuration prediction based on code attributes	2017	-0.16786285786354865	12.881104909046664	730861
730859	Arch	a dependence driven efficient dispatch scheme	2003	-0.2319593344787455	14.728509324333807	730886
730994	EDA	memory allocation and optimization in system-level architectural synthesis	2013	-1.983446160954876	12.74490257192252	731021
731046	EDA	reconfigurable hardware objects for image processing on fpgas	2010	-1.49881072717327	11.543632398813104	731073
731065	EDA	felix: fast and energy-efficient logic in memory	2018	-1.8663041007887342	13.927020274019785	731092
731180	Arch	gpu acceleration of numerical weather prediction	2008	0.11214496529661104	11.322160575043686	731207
731186	HPC	a shared matrix unit for a chip multi-core processor	2013	-0.6995449121848011	12.541699841110928	731213
731198	EDA	operating system scheduling for efficient online self-test in robust systems	2009	-3.27619555450462	14.401834069482858	731225
731246	EDA	joint performance improvement and error tolerance for memory design based on soft indexing	2006	-1.849399015708244	14.917694432478706	731273
731442	EDA	ieee-compliant idct on fpga-augmented trimedia	2005	-2.2283714756373696	13.14832396098052	731469
731475	HPC	a reconfigurable computing system based on a cache-coherent fabric	2011	0.19331266668475985	13.945565564100887	731502
731575	EDA	spark: a high-lev l synthesis framework for applying parallelizing compiler transformations	2003	-1.2340634168304936	12.52898171323617	731602
731663	Arch	combining general-purpose and multimedia in one package: challenges and opportunities	1997	-1.098206995641941	11.793418246678936	731690
731664	Arch	asymptotic limits of video signal processing architectures	1995	-1.6922591200902593	14.570378158034242	731691
731999	EDA	heuristics for branch-and-bound global allocation	1992	-2.39928027854316	12.28264648314025	732026
732061	EDA	a methodology for control-dominated systems codesign	1994	-2.3189025778058743	12.01950797363224	732088
732163	Arch	acceleration of othello computer game using an fpga tablet	2015	-2.019326747330566	11.643415249966461	732190
732220	EDA	energy saving for memory with loop scheduling and prefetching	2008	-0.6627459923776833	15.096829198339671	732247
732316	HPC	evaluation of synchronous dataflow graph mappings onto distributed memory architectures	2016	-0.8944278031608728	13.1010585145074	732343
732355	HPC	variation among processors under turbo boost in hpc systems	2016	-0.5044450453016166	14.880343249440493	732382
732608	HPC	reconfigurable computing: an innovative solution for multimedia and telecommunication networks simulation	1999	-1.7213940132400642	13.795751250261702	732635
732711	PL	continuations and transducer composition	2006	-1.8386082440182177	11.676892582811707	732738
732919	Embedded	energy and power consumption estimation for embedded applications and operating systems	2009	-2.0420219833465927	12.813730922239767	732946
732988	Arch	exploiting compiler-generated schedules for energy savings in high-performance processors	2003	-0.13767241897836882	13.962042709440135	733015
733115	Arch	tlb and snoop energy-reduction using virtual caches in low-power chip-multiprocessors	2002	-0.4288052174018409	14.922169830126908	733142
733246	ML	sparse matrix superchip: a reconfigurable architecture for vlsi processing arrays	1991	-2.936538276215892	13.90567608213921	733273
733645	EDA	convex optimization of resource allocation in asymmetric and heterogeneous soc	2014	-0.9605015391262858	14.884496835973332	733672
733674	Arch	a study of leveraging memory level parallelism for dram system on multi-core/many-core architecture	2013	0.23667960892428325	14.940405034871805	733701
733678	Arch	a new addressing mode for the encoding space problem on embedded processors	2009	-1.0579890378041898	13.872918130752176	733705
733870	HPC	operation scheduling for fpga-based reconfigurable computers	2009	-0.9558709196040988	11.76394488585544	733897
733933	HPC	writeback-aware bandwidth partitioning for multi-core systems with pcm	2013	0.28066512907972024	14.812945590303235	733960
734115	EDA	design of a jtag based run time reconfigurable system	1999	-2.670525465697545	12.809061977179644	734142
734120	EDA	cache simulator based on gpu acceleration	2009	0.3188964642554	11.469417486185876	734147
734194	EDA	h.264/avc in-loop de-blocking filter targeting a dynamically reconfigurable instruction cell based architecture	2007	-2.015183492458688	12.776034997760934	734221
734362	EDA	automatic generation of host-compiled timed tlms for high level design	2010	-2.020638208812388	12.250069613678653	734389
734558	EDA	special purpose array processor for digital logic simulation	1995	-1.630064866719556	11.81328876609582	734585
734938	Arch	near-threshold risc-v core with dsp extensions for scalable iot endpoint devices	2017	-0.4137569592829324	13.458473634375494	734965
734968	EDA	power minimization using system-level partitioning of applications with quality of service requirements	1999	-1.3687400001008634	14.863142829234981	734995
734996	EDA	gcc-plugin for automated accelerator generation and integration on hybrid fpga-socs	2015	0.2142242840340652	12.138441705554236	735023
735035	EDA	refresh enabled video analytics (reva): implications on power and performance of dram supported embedded visual systems	2014	-2.372882227006539	14.436764622189784	735062
735078	EDA	dependable vlsi: device, design and architecture - how should they cooperate?	2009	-2.9592249150786136	12.644403578714375	735105
735233	EDA	a low-power cam design for lz data compression	2000	-1.3403110877406776	14.050157421212981	735260
735244	EDA	scheduling-aware interconnect synthesis for fpga-based multi-processor systems-on-chip	2015	-1.6340723229769638	13.464754709990642	735271
735273	EDA	automatic memory partitioning and scheduling for throughput and power optimization	2009	-0.7983266660632187	13.997047304634409	735300
735657	EDA	automatic synthesis of instruction decode logic by genetic programming	2004	-1.9665889814984403	11.673278718847598	735684
735660	EDA	data reuse driven energy-aware mpsoc co-synthesis of memory and communication architecture for streaming applications	2006	-1.6278484961294115	14.427102579435791	735687
735729	EDA	memory access optimizations in instruction-set simulators	2005	-0.17413780796207212	13.294641418239124	735756
735750	EDA	investigation of localized thermal vias for temperature reduction in 3d multicore processors	2015	-1.849828113600636	14.888846698434115	735777
735782	Arch	v2x: an automated tool for building systemc-based simulation environments in designing multicore systems-on-chips	2010	-1.7725321601330324	12.437376362942492	735809
735996	EDA	a scalable simd digital signal processor for high-quality multifunctional printer systems	2005	-1.884369309868531	12.056330029921766	736023
736139	Embedded	a case study of multi-threading in the embedded space	2006	-1.055637466190535	14.071008653942686	736166
736156	Embedded	adaptive resource allocation for embedded parallel applications	1996	0.1788609572826032	13.710716781178107	736183
736197	EDA	unrolling and retiming of stream applications onto embedded multicore processors	2012	-0.1672898360955249	13.219081608438403	736224
736331	Arch	leeway: addressing variability in dead-block prediction for last-level caches	2017	0.2543053390320636	15.019112850447573	736358
736602	Arch	dynamic cache pooling for improving energy efficiency in 3d stacked multicore processors	2013	-0.07884898594198167	14.759241933915474	736629
736779	EDA	simulation and synthesis of vlsi communication systems	1998	-2.6981938721013563	11.544575151037055	736806
736781	EDA	towards a reliability-aware design flow for kahn process networks on noc-based multiprocessors	2014	-1.4759978214156426	13.227027373062064	736808
736792	Embedded	addressing the challenges of dbt for the arm architecture	2009	0.4820786590465855	13.392714501591954	736819
736847	HCI	the design of pci bus interface	2003	-1.3377025337853727	11.709021280509887	736874
736899	PL	genetic programming using self-reconfigurable fpgas	1999	-1.6377295746855869	11.603242381652784	736926
736986	Arch	architectural support for low overhead detection of memory violations	2009	0.3449076931500146	13.785060323140936	737013
736989	HPC	isabela for effective in situ compression of scientific data	2013	-0.29691864493227393	11.489738981077199	737016
737005	Embedded	ros-dma: a dma double buffering method for embedded image processing with resource optimized slicing	2006	-1.4232022180499564	12.606309223322771	737032
737142	HPC	towards efficient design space exploration of fpga-based accelerators for streaming hpc applications (abstract only)	2017	-0.4745618391903295	12.927454692059346	737169
737262	EDA	a simple clockless network-on-chip for a commercial audio dsp chip	2006	-2.6977236244784963	14.826519799762846	737289
737289	Arch	overcoming the limitations of the traditional loop parallelization	1998	0.460172386115344	12.364503778542495	737316
737370	EDA	enhancing embedded systems simulation: a chip hardware-in-the-loop simulation framework	2010	-2.510001408885508	11.353799805738351	737397
737468	HPC	beyond the socket: numa-aware gpus	2017	0.4108929405405712	13.383203457363248	737495
737636	HPC	a synthetic task model for hpc-grade optical network performance evaluation	2013	-2.470459305540862	14.410503488186938	737663
737716	Arch	parallel implementation of convolution encoder for software defined radio on dsp architecture	2009	-1.6318996572534108	11.694064914441665	737743
737746	Arch	on characterizing performance of the cell broadband engine element interconnect bus	2007	-2.129208015494904	15.000373402904415	737773
737960	Arch	effects of architectural and technological advances on the hp/convex exemplar's memory and communication performance	1998	0.4225464331201157	13.669042826898124	737987
738057	EDA	leveraging reconfigurability in the design process	2005	-2.6407850594826625	12.489755021882612	738084
738338	EDA	streaming systems in fpgas	2008	-2.255432092871971	12.896200881770255	738365
738560	EDA	optimization of design flows for multi-core x86 microprocessors in 45 and 32nm technologies under productivity considerations	2008	-3.3607308581786794	12.085469520426063	738587
738651	OS	tvm: an automated end-to-end optimizing compiler for deep learning	2018	0.04979313214655892	12.018198665428908	738678
738781	Embedded	compositionality of statically scheduled ip	2008	-2.9805268691931035	13.562913181755992	738808
738865	Arch	reducing register file size through instruction pre-execution enhanced by value prediction	2009	0.2154079841156932	14.222342408582849	738892
739035	Arch	partial run-time reconfiguration using jrtr	2000	-1.7498075191003508	12.51947608257607	739062
739077	HPC	system performance analyses on pac duo esl virtual platform	2009	-1.832596850912364	13.08124807401697	739104
739256	Arch	millipede: die-stacked memory optimizations for big data machine learning analytics	2018	0.4007763376182861	14.42634687569644	739283
739357	HPC	increasing molecular dynamics simulation rates with an 8-fold increase in electrical power efficiency	2016	-0.10807707012582513	12.972981308285947	739384
739403	EDA	efficient system-level functional verification methodology for multimedia applications	2003	-2.6813869330592714	12.033321300826216	739430
739524	EDA	increasing data-bandwidth to instruction-set extensions through register clustering	2007	-1.3545155243710771	13.290147522976556	739551
739818	EDA	a hierarchical functional structuring and partitioning approach for multiple-fpga implementations	1996	-3.1339176889432747	12.264959070108175	739845
739888	EDA	execution time and code size optimization using multidimensional retiming and loop striping	2013	0.11191778992572987	13.445668954959707	739915
739919	Arch	quantitative selection of media benchmarks	1998	-0.7916629952434392	12.348996361408961	739946
740062	Crypto	a generic programmable arbiter with default master grant	2000	-2.9640783401052726	13.292604266312877	740089
740118	Arch	energy performance of floating-point matrix multiplication on fpgas	2004	-1.3636704531395338	12.346643090669216	740145
740296	EDA	an innovative instruction cache for embedded processors	2005	-0.4880325729526962	14.795298660620322	740323
740316	EDA	dynamic partial reconfiguration of customized single-row accelerators	2019	-1.3599328461816689	13.063038058873065	740343
740363	Arch	introducing the extremely heterogeneous architecture	2012	-0.18643012188292696	13.264539132712686	740390
740487	Arch	using the entropy in the sparc instruction set	1992	-1.0972256669253742	13.770098547812333	740514
740539	Embedded	c3: cooperative code positioning and cache locking for wcet minimization	2015	0.3837026648601421	14.143683315470119	740566
740731	EDA	processor arrays generation for matrix algorithms used in embedded platforms implemented on fpgas	2015	-1.2342173446865172	12.15591076200824	740758
740921	HPC	keynote talk: fighting amdahl's law in many-core and gpu parallel architectures with value prediction	2011	-0.6241872167481768	13.303190702717217	740948
740988	EDA	on-board processing using reconfigurable hardware on the solar orbiter phi instrument	2017	-2.6186736579945307	12.410844972066435	741015
741050	EDA	reconfigurable coprocessors synthesis in the mpeg-rvc domain	2015	-2.045474545257413	12.624441964156622	741077
741142	Embedded	seu vulnerability of multiprocessor systems and task scheduling for heterogeneous multiprocessor systems	2008	-3.0535911177894715	14.106516794420285	741169
741190	DB	query co-processing on commodity hardware	2006	0.4324067630135092	12.655083677837007	741217
741470	EDA	reconfigurable fpga-based embedded web services as distributed computational nodes	2015	-1.7267311173563673	13.049249504866298	741497
741573	Arch	design and data management for magnetic racetrack memory	2018	-3.360386227262101	14.311642726704125	741600
741587	EDA	service based component design approach for flexible hardware/software interface modeling	2006	-2.207417740671953	11.934383552692143	741614
741814	Vision	an algorithmic framework for parallelizing vision computations on distributed-memory machines	1997	0.3785274777064035	11.755134499215856	741841
741821	EDA	generation of software tools from processor descriptions for hardware/software codesign	1997	-2.0671925478677293	11.815647253451404	741848
742025	Embedded	summarizing a time-sensitive control-flow checking monitoring for multitask systems-on-chip	2006	-3.2408146279047543	13.632745501936755	742052
742117	EDA	thermos: system support for dynamic thermal management of chip multi-processors	2013	-1.6615218853585656	15.071937443241206	742144
742256	EDA	soft scheduling in high level synthesis	1999	-1.706287966772652	13.660866927641774	742283
742484	Arch	critical-path driven routers for on-chip networks	2010	-0.789966507445141	14.655289505571199	742511
742681	HPC	design and analysis for multi-clock and data-intensive applications on multiprocessor systems-on-chip	2012	-1.1922104116741021	12.773670768041905	742708
743008	Embedded	polyhedral space generation and memory estimation from interface and memory models of real-time video systems	2006	-0.7082511052859308	12.327932027044136	743035
743070	DB	tutorial ind1a: nexperia - a versatile configurable platform for home and mobile computing	2007	-2.1850167085635346	12.319234267899118	743097
743110	HPC	architectural mechanisms to support three-dimensional lattice gas simulations	1991	0.15174039681184615	11.650509221736574	743137
743128	HPC	the effect of data-reuse transformations on multimedia applications for different processing platforms	2004	-1.6176299007016712	13.13147479810236	743155
743281	Theory	bit error rate testing serial communication equipment using pseudo-random bit sequences	2012	-3.01742693857097	11.331913068917892	743308
743416	EDA	a configuration data multicasting method for coarse-grained reconfigurable architectures	2018	-1.5086187090304015	14.088537937127983	743443
743428	DB	design space exploration for future trimedia cpus	1998	-1.3142546865389475	12.263867478736925	743455
743472	HPC	new architectural solutions for computer vision systems	1995	-1.3257205423544551	11.724713995770182	743499
743483	EDA	a highly parameterizable simulator for performance analysis of noc architectures	2014	-1.8641035414376328	13.089723860580683	743510
743651	EDA	asp-based encoding model of architecture synthesis for smart cameras in distributed networks	2015	-2.0658572900313588	13.333024254068684	743678
743932	HPC	evaluation of vectorization potential of graph500 on intel's xeon phi	2014	0.17067685702306112	11.78989988108905	743959
743972	EDA	archlog: high-level synthesis of reconfigurable multiprocessors for logic programming	2006	-1.3361558558837965	11.900966387620823	743999
744062	EDA	d3noc: a dynamic data-driven hybrid photonic plasmonic noc	2018	-2.9690786437505268	14.363992424809293	744089
744073	HPC	large-scale geospatial processing on multi-core and many-core processors: evaluations on cpus, gpus and mics	2014	0.3580597298764717	11.496365292281286	744100
744150	EDA	power-aware mapping for reconfigurable noc architectures	2007	-2.203288336641221	14.961899747766953	744177
744288	EDA	a universal random test generator for functional verification of microprocessors and system-on-chip	2005	-3.252375823164199	11.565166721947195	744315
744308	Arch	biothreads: a novel vliw-based chip multiprocessor for accelerating biomedical image processing applications	2012	-0.7063364887140121	12.517018105236824	744335
744527	HPC	annotation-based finite-state transducers on reconfigurable devices	2016	0.15856407967175354	12.102222303023698	744554
744562	Arch	exploiting barriers to optimize power consumption of cmps	2005	-0.7574937491102242	14.7396703031394	744589
744641	HPC	a multilevel cache memory architecture for nanoelectronics	1999	-0.7450719131802064	13.215469637618188	744668
744939	EDA	moving from co-simulation to simulation for effective smart systems design	2014	-2.6678896213283263	12.120437690506982	744966
745126	Embedded	legasci: legacy systemc model integration into parallel systemc simulators	2013	-1.0069216546734563	12.164372306378016	745153
745373	EDA	domain specific tools and methods for application in security processor design	2002	-2.381173682716217	12.42323358089828	745400
745412	EDA	temperature aware thread block scheduling in gpgpus	2013	-0.5771920803678916	14.22993217290127	745439
745495	EDA	high-performance and small-form factor near-field inductive coupling for 3-d noc	2018	-3.2675944495714617	14.61613825258994	745522
745503	Arch	high performance issue oriented architecture	1990	0.047742233322990615	12.413194067297043	745530
745673	Arch	paradime: a distributed memory fpga router based on speculative parallelism and path encoding	2017	-1.6115506824642458	14.772431875090987	745700
745700	Arch	improving instruction level parallelism through reconfigurable units in superscalar processors	2007	-0.6475103699921707	13.929980499927535	745727
745762	EDA	design space exploration for optimizing on-chip communication architectures	2004	-2.178418343218761	14.731697170404125	745789
745784	EDA	synthesis of application-specific memory designs	1997	-2.0502097604434324	13.216589660424972	745811
745997	Arch	iapx 432 hardware fault-handling mechanisms	1984	-0.9745020077938118	12.473301920639047	746024
746172	Embedded	energy evaluation methodology for platform based system-on-chip design	2004	-2.7011526741214436	12.969527646681552	746199
746178	Arch	energy efficient pseudo-cache architecture through fine-grained reconfigurability	2011	-1.2269263268920507	14.462753178340915	746205
746278	EDA	stream applications on the dynamically reconfigurable processor	2004	-1.544650350419334	12.895900284648885	746305
746452	Arch	hierarchical power budgeting for dark silicon chips	2015	-0.6780607756000135	14.72857134580758	746479
746741	EDA	synthesis from mixed specifications	1996	-2.5993191976005168	11.298010660095828	746768
746888	EDA	using unified power format standard concepts for power-aware design and verification of systems-onchip at transaction level	2012	-2.6776879830799785	12.225397678835854	746915
747055	EDA	a design framework for fpga-based dynamically reconfigurable digital controllers	2007	-2.4787668098308555	12.137782299009347	747082
747146	Arch	a connection router for the dynamic reconfiguration of fpgas	2012	-2.7947679685617177	13.57403915984497	747173
747186	EDA	heterogeneous floorplanning for fpgas	2006	-2.795831971740926	12.533351023725908	747213
747293	SE	easy mixed signal test creation with test elements and procedures	2000	-2.5804567734708352	11.504135228913976	747320
747301	Embedded	early design space exploration of hard real-time embedded networks-on-chip	2014	-1.2043732032545118	14.69438799849467	747328
747384	Arch	decoupled state-execute architecture	2005	0.4421230693944353	14.425074455628955	747411
747478	EDA	design of on-chip crossbar network topology using chained edge partitioning	2010	-3.168352294259513	14.18957305938057	747505
747535	EDA	wirelength driven floorplacement for fpga-based partial reconfigurable systems	2010	-2.9636061427710656	12.838441252763493	747562
747630	EDA	a conceptual toolchain for an application domain specific reconfigurable logic architecture	2014	-2.142630242835259	12.455033458916914	747657
747651	Arch	darp-mp: dynamically adaptable resilient pipeline design in multicore processors	2015	-1.1810168102836092	14.553316227087436	747678
747900	HPC	wcet analysis of gpu l1 data caches	2018	0.13847289430262824	13.746786382416664	747927
747996	EDA	energy estimation based on hierarchical bus models for power-aware smart cards	2004	-2.487731601868997	13.29849235129231	748023
748049	EDA	thermal- and performance-aware address mapping for the multi-channel three-dimensional dram systems	2017	-2.2094844559694646	14.3427697230892	748076
748438	EDA	scheduling with bus access optimization for distributed embedded systems	2000	-1.0477395771912166	13.7656977955083	748465
748662	Arch	tigerswitch: a case study in embedded computing system design	1994	-1.9600340565225816	11.601343723164895	748689
748691	EDA	optimizing the cost of test at intel using per device data	2006	-0.9992656854418424	12.323124206011329	748718
748753	EDA	a new hardware coprocessor for accelerating notification-oriented applications	2012	-1.1243488249529374	12.400510060688307	748780
748768	Networks	field programmable systems	2002	-3.237697094253177	14.493892043022091	748795
748918	Arch	sma: a self-monitored adaptive cache warm-up scheme for microprocessor simulation	2005	-0.1902505715129425	13.930515856997118	748945
749014	EDA	a flexible tradeoff between code size and wcet using a dual instruction set processor	2004	-0.6057585915722651	13.359030594904196	749041
749047	Crypto	studying optimal spilling in the light of ssa	2014	0.2616581176353627	13.092357275622515	749074
749216	Arch	software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and data-level parallelism	2006	-0.604640602509906	13.660218605081562	749243
749319	EDA	a design project for system design with systemc	2003	-2.224215180268072	12.305603917826321	749346
749331	Arch	a software-only compression system for trading-off performance and code size.	2005	-1.202082498963264	13.885468686909855	749358
749456	Arch	implementation of dynamic loop scheduling in reconfigurable platforms	2008	-0.32474891586665683	12.26697559736885	749483
749689	Arch	reducing traffic generated by conflict misses in caches	2004	-0.08186476938243863	14.81499615997847	749716
749858	EDA	hybrid energy-aware reconfiguration management on xilinx zynq socs	2016	-0.9347973742217298	13.57749408025812	749885
749904	EDA	multi-way fpga partitioning by fully exploiting design hierarchy	1997	-2.8893724676047063	12.71901429616648	749931
749945	HPC	supporting energy-efficient computing on heterogeneous cpu-gpu architectures	2017	0.4758588044425727	13.402653398597248	749972
749947	EDA	parallel logic simulation on general purpose machines	1988	-0.6607884646199699	12.043713753079293	749974
750039	Theory	where are the async millionaires?	2001	-0.2831711359737745	11.852770779078071	750066
750057	EDA	os and compiler considerations in the design of the ia-64 architecture	2000	0.4566674971041298	12.313164182100813	750084
750122	EDA	constraint-driven instructions selection and application scheduling in the durase system	2009	-1.3399151507849894	13.037598035051365	750149
750205	Embedded	a rad-hard many-core computing platform for on-board quick hyperspectral image processing and interpretation	2015	-1.2559247462441978	11.978953774611073	750232
750222	EDA	a cache-aware program transformation technique suitable for embedded systems	2002	-0.1235916442341386	14.242711439727767	750249
750268	Arch	hardware/software co-designed accelerator for vector graphics applications	2011	-2.012247011588742	12.336757267003751	750295
750379	EDA	interconnect networks for resistive computing architectures	2017	-1.8471195008027463	13.94048292884223	750406
750393	Metrics	reducing dram latency by exploiting design-induced latency variation in modern dram chips	2016	-1.36095845524568	14.766938216276277	750420
750414	DB	real-time pattern matching with fpgas	2011	-0.6406558832398345	12.156080138923421	750441
750473	Arch	hardware acceleration of logic simulation using a data flow microarchitecture	1985	-1.3199181896709131	12.237405715811839	750500
750508	Arch	heracles: fully synthesizable parameterized mips-based multicore system	2011	-1.126691390232495	13.272128039577373	750535
750772	Arch	enhancing loop buffering of media and telecommunications applications using low-overhead predication	2001	0.10277070932893664	13.673835940167795	750799
750941	EDA	system level hardware/software partitioning based on simulated annealing and tabu search	1997	-1.771859386016135	13.444969734618244	750968
751050	Networks	design and implementation of a multicomputer interconnection network using fpgas	1995	-2.1573663317378653	13.77147010902308	751077
751219	EDA	fast scalable fpga-based network-on-chip simulation models	2011	-1.9173897796456998	13.644009687340095	751246
751301	EDA	adaptive fir filter architectures for run-time reconfigurable fpgas	2002	-2.409647072111786	12.848802759250086	751328
751321	EDA	an energy efficient cache design for multi-core processors	2013	-0.4765636118702464	14.556415345017461	751348
751388	Arch	run-time modeling and estimation of operating system power consumption	2003	-1.1303313994353683	14.202251275435385	751415
751495	HPC	cmit — a novel cluster-based topology for 3d stacked architectures	2010	-2.7746622059745785	14.958986497992823	751522
751551	Arch	cluster-based architecture relying on optical integrated networks with the provision of a low-latency arbiter	2016	-2.526471092079558	14.600351990911596	751578
751657	HPC	accelerating network coding on many-core gpus and multi-core cpus	2009	0.10411497409107724	12.67331801733527	751684
751768	Security	on the importance of exact synchronization for distributed audio signal processing	2003	-2.398103965507163	11.832496003736095	751795
751960	EDA	cohra: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems	1998	-1.5158059653709686	13.485213747755148	751987
752031	EDA	low power reconfiguration technique for coarse-grained reconfigurable architecture	2009	-1.2771643990367842	13.887476841708992	752058
752202	EDA	performance enhancements in the superscalar i960mm embedded microprocessor	1991	-0.7097363110089595	12.99524496024297	752229
752211	EDA	concurrent high performance processor design: from logic to pd in parallel	2018	-0.9314087657866456	13.261781809727776	752238
752232	EDA	practical design of globally-asynchronous locally-synchronous systems	2000	-3.2829832302427278	12.803533247903395	752259
752238	EDA	a flexible framework for communication evaluation in soc design	2005	-1.9751593917089605	12.669604918577427	752265
752403	Robotics	design framework for jpeg2000 system architecture	2006	-2.50987861597686	12.444555895683838	752430
752527	EDA	gabind: a ga approach to allocation and binding for the high-level synthesis of data paths	2000	-3.042643861007288	12.462905264002753	752554
752570	EDA	compile-time energy reduction techniques based on voltage scaling characteristic	2005	-1.1771589431698652	13.28996142497718	752597
752645	Arch	the design of reconfigurable instruction set processor based on arm architecture	2018	-1.7108592395672741	12.7294013556192	752672
753065	Arch	impact of intercluster communication mechanisms on ilp in clustered vliw architectures	2007	-1.999437276055423	14.520271769777892	753092
753322	EDA	system level tools for dsp in fpgas	2001	-2.3596817672335066	11.831898542015672	753349
753357	EDA	hermes-aa: a 65nm asynchronous noc router with adaptive routing	2010	-2.424914026970281	14.760990534971617	753384
753607	EDA	druid: designing reconfigurable architectures with decision-making support	2014	-1.4338737414798883	12.340719856707116	753634
753672	Arch	code compression for vliw processors	2001	-1.172869533667956	13.906278358422474	753699
753721	EDA	multi-core parallel simulation of system-level description languages	2011	-1.1653947580154185	12.807614394640353	753748
753897	Arch	relocation of reconfigurable modules on xilinx fpga	2013	-2.809481255564364	12.947503686035194	753924
753945	EDA	new opportunities with the open architecture test system	2004	-2.320394972169048	11.399568690893338	753972
754429	Arch	simulation native des systèmes multiprocesseurs sur puce à l'aide de la virtualisation assistée par le matériel. (native simulation of multiprocessor system-on-chip using hardware-assisted virtualization)	2013	-0.013213451824638765	12.265619852151824	754456
754467	HPC	local memory-aware kernel perforation	2018	-0.3316637123634243	11.896570969122735	754494
754754	Arch	a router for via configurable structured asic with standard cells and relocatable ips	2015	-2.5657688337875877	13.71098262456378	754781
754912	Embedded	message from the hcw general chair	2018	0.4790357255479123	11.8831715579976	754939
755022	EDA	clock optimization for high-performance pipelined design	1996	-1.892623765326644	14.603060280758214	755049
755192	EDA	visualization support for fpga architecture exploration	2012	-2.2706088421564803	11.73531365002942	755219
755208	HPC	shad: the scalable high-performance algorithms and data-structures library	2018	-0.12544601468437036	12.548842216812856	755235
755228	EDA	implementing the discrete cosine transform using the xilinx virtex fpga	2002	-2.9915228696647604	12.409374172551924	755255
755254	EDA	soda: stencil with optimized dataflow architecture	2018	-0.8779618561791059	12.721259873619859	755281
755567	EDA	graph-based dynamic analysis: efficient characterization of dynamic timing and activity distributions	2015	0.16206037895279107	13.674143432560266	755594
755625	EDA	code generation from a domain-specific language for c-based hls of hardware accelerators	2014	-1.133184954946603	12.379541882947409	755652
755749	Embedded	reducing communication costs on dynamic networks-on-chip through runtime relocation of tasks	2012	-0.7590571129890947	14.26631472179834	755776
755907	HPC	a distributed framework to improve high-performance ip	2010	-0.4897181683297244	13.187011921920874	755934
756090	HPC	a performance modeling and optimization analysis tool for sparse matrix-vector multiplication on gpus	2014	0.0033209481962076072	11.595377465264239	756117
756110	HPC	evaluating and optimizing opencl kernels for high performance computing with fpgas	2016	-0.18989295206158316	12.548493104930325	756137
756171	ML	gpu optimization for data analysis of mario schenberg spherical detector	2016	0.1778187154835785	11.335805910569587	756198
756178	Robotics	multi-tap controller architecture for digital system chips	2003	-3.2231130637918866	11.993999307667387	756205
756326	HPC	fpga-centric high performance embedded computing: challenges and trends	2017	-0.9030369210964946	12.282465430942421	756353
756338	EDA	throughput oriented fpga overlays using dsp blocks	2016	-1.5853083649457482	13.667584452197211	756365
756439	ML	speech recognition hmm training on reconfigurable parallel processor	1997	-1.7922778836388382	11.324332648177636	756466
756577	HPC	rat: rc amenability test for rapid performance prediction	2009	-0.11207112597458146	12.221240096294745	756604
756617	EDA	custom multi-threaded dynamic memory management for multiprocessor system-on-chip platforms	2010	-1.7381491207189916	12.935340184941337	756644
756864	HPC	a case study of streaming storage format for sparse matrices	2012	-0.9991095872773016	11.848601383253989	756891
757053	Arch	challenges to keeping the computer industry centered in the us	2017	-3.25447286483631	13.262879559819588	757080
757068	DB	adapting tree structures for processing with simd instructions	2014	-0.0020420273877986817	12.01181156046318	757095
757532	HPC	scaling usable computing capability	2014	0.3522043147019886	12.559595934997747	757559
757602	Arch	design and implementation of reconfigurable acceleration for in-memory distributed big data computing	2019	0.4765012459357993	12.803407891018887	757629
757614	HPC	a clustering framework for task partitioning based on function-level data usage analysis	2009	0.05435492714787482	13.248891200435214	757641
757870	EDA	automatic generation of cycle-accurate simulink blocks from hdl ips	2017	-2.116475954670073	11.877815370264239	757897
757895	EDA	survey of wireless baseband soc for biomedical application	2013	-3.222511506408579	14.705186185653211	757922
757982	HPC	beacon: exploring the deployment and application of intel xeon phi coprocessors for scientific computing	2015	0.43992100653444016	11.486450547938519	758009
758089	EDA	an efficient fpga overlay for portable custom instruction set extensions	2013	-0.9434142287106974	13.26210984886472	758116
758263	Arch	coram: an in-fabric memory architecture for fpga-based computing	2011	-0.3915362132145505	12.822668956418095	758290
758410	HPC	a heterogeneous platform with gpu and fpga for power efficient high performance computing	2014	-0.16208351914902716	12.588015204827704	758437
758617	Theory	scheduling algorithms for hierarchical data control flow graphs	1992	-1.645281115770043	12.809658785762453	758644
758709	EDA	fuse-n: framework for unified simulation environment for network-on-chip	2009	-1.9368317062221565	13.219353366600492	758736
758726	HPC	multifrontal factorization of sparse spd matrices on gpus	2011	-0.19525472280061631	11.376649805062845	758753
758824	HPC	energy-efficient sparse matrix autotuning with csx -- a trade-off study	2013	-0.4576162052651033	11.553226203816068	758851
758947	EDA	high-level synthesis using computation-unit integrated memories	2004	-1.7541272058178248	13.543911884546974	758974
759172	EDA	formal verification of a pervasive interconnect bus system in a high-performance microprocessor	2007	-2.6985400438883067	11.48461885796627	759199
759260	EDA	mpmap : a high level synthesis and mapping tool for mpsocs	2013	-1.9882476011134569	13.636415132803545	759287
759365	Arch	maestro: an open-source infrastructure for modeling dataflows within deep learning accelerators	2018	-0.7980418965650438	12.569676581837651	759392
759433	EDA	a low-power circuit for adaptive dynamic programming	2018	-1.4567170128132956	14.213869998316374	759460
759620	Arch	amulet3: a high-performance self-timed arm microprocessor	1998	-0.8520984764739855	13.027729698213866	759647
759632	Metrics	clustered time warp and logic simulation	1995	-1.3146030072663557	11.51161327403702	759659
760159	Arch	active memory controller	2011	0.2853799158503669	14.133573352339337	760186
760196	EDA	aethereal network on chip: concepts, architectures, and implementations	2005	-2.8387752095906467	14.665156152728915	760223
760234	EDA	sdl as a system level specification language for application-specific hardware in a rapid prototyping environment	2000	-1.6679565096106292	12.020864250977914	760261
760300	HPC	two dimensional highly associative level-two cache design	2008	-0.12680502835599194	14.801054801278164	760327
760302	Arch	non-blocking bist for continuous reliability monitoring of networks-on-chip	2017	-3.1725716812795928	14.743838115150039	760329
760306	HPC	energy efficiency of a low power hardware cluster for high performance computing	2017	-0.5140813563381534	12.338448402010064	760333
760427	EDA	is high level synthesis ready for business? a computational finance case study	2014	0.11090565453882384	12.011014385691388	760454
760480	EDA	performance evaluation of dynamic partial reconfiguration techniques for software defined radio implementation on fpga	2015	-2.4770410550265685	13.22852214256727	760507
760559	Arch	on the benefits of speculative trace scheduling in vliw processors	2002	0.1793524544360478	13.059454602421367	760586
760734	EDA	direct test methodology for hdl verification	2015	-2.8577477513249963	11.64486985650065	760761
760798	EDA	specify-explore-refine (ser): from specification to implementation	2008	-3.1710367717596983	11.709530635286601	760825
760958	Arch	investigating memory system energy behavior using software and hardware optimizations	2001	-0.646980630602525	14.513272436909466	760985
760977	Arch	fpga-based platform for fast accurate evaluation of ultra low power soc	2018	-2.186642653434634	12.678981229807446	761004
761052	EDA	a model-driven development approach to mapping uml state diagrams to synthesizable vhdl	2008	-2.5115118262590084	11.503511753122087	761079
761209	Arch	way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches	2009	-0.011547889798849504	14.837312200659806	761236
761386	SE	exploiting fpgas from higher level languages a signal analysis case study	2017	-1.5470217718788242	11.905277613819699	761413
761496	Embedded	linking run-time resource management of embedded multi-core platforms with automated design-time exploration	2011	-1.4085212047198563	13.935080355501272	761523
761589	HPC	a4c support for commercialization of next-generation grid services	2007	-2.980695321112969	13.216030008924037	761616
761607	HPC	design of a recursively structured parallel computer	1989	0.4582743441047104	11.345379456847756	761634
761839	EDA	fast scheduling and partitioning algorithm in the multi-processor system with redundant communication resources	2001	-0.5425282074521153	13.082067373645012	761866
762075	EDA	vhdl-ams library development for pacemaker applications	2004	-3.301786366439233	11.58030040440883	762102
762315	EDA	designing low-power embedded software for mass-produced microprocessor by using a loop table in on-chip memory	2005	-1.5084382006357655	14.203378222012436	762342
762801	Embedded	sdvm^r: a scalable firmware for fpga-based multi-core systems-on-chip	2008	-0.6809050315851373	12.835286294561651	762828
762860	Embedded	architectural strategies for an application-specific synchronous multiprocessor environment	1988	-1.6476525768967043	12.024045462260556	762887
763143	Arch	dynamic thread scheduling in asymmetric multicores to maximize performance-per-watt	2012	0.047152631778106885	14.591649366207745	763170
763157	EDA	switching-activity minimization on instruction-level loop for vliw dsp applications	2004	-1.139899459963618	14.772585241626839	763184
763232	HPC	evaluation of parallel h.264 decoding strategies for the cell broadband engine	2010	-0.05707569220374323	13.265952126482407	763259
763249	EDA	jetstream: an open-source high-performance pci express 3 streaming library for fpga-to-host and fpga-to-fpga communication	2016	-1.0702311853311	13.979721586738169	763276
763256	Arch	design methodology for partial dynamic reconfiguration: a new degree of freedom in the hw/sw codesign	2008	-2.317935873094485	12.456888149071554	763283
763434	EDA	dynamically reconfigurable noc with bus based interface for ease of integration and reduced design time	2008	-2.379224194196314	13.11942387113915	763461
763449	EDA	a mixed-signal embedded platform for automotive sensor conditioning	2010	-3.1628055555747583	12.228918909387513	763476
763577	HPC	parallel matrix multiplication on memristor-based computation-in-memory architecture	2016	-1.4442280325716537	13.887783997958847	763604
763594	Arch	modular design of communication node prototypes	1997	-1.085266811757386	11.872143842650758	763621
763601	Arch	intel iapx 432: vlsi building blocks for a fault-tolerant computer	1983	-2.3718018829810124	12.727723003635269	763628
763638	EDA	shum-ucos: a rtos using multi-task model to reduce migration cost between sw/hw tasks	2005	-0.4852371160373559	12.44647075297351	763665
763713	Arch	more is less: improving the energy efficiency of data movement via opportunistic use of sparse codes	2015	-1.0587242372172712	14.808545572292411	763740
763735	Embedded	interface-based design of systems-on-chip using uml-rt	2004	-2.5999886427013883	12.248647894156118	763762
763809	EDA	template-based hardware-software codesign for high-performance embedded numerical accelerators	2013	-1.8883094173471464	12.209160248111221	763836
763894	EDA	brook auto: high-level certification-friendly programming for gpu-powered automotive systems	2018	-1.2737703780192215	11.668813965497408	763921
764076	Vision	sascr3: a real time hardware coprocessor for stereo correspondence	2014	-1.6656701615547207	11.742783727765332	764103
764088	HPC	modeling and synthesizing task placement constraints in google compute clusters	2011	-0.2027458519996682	13.940985316576322	764115
764431	EDA	memory-access-driven context partitioning for window-based image processing on heterogeneous multicore processors	2012	-0.021351049798925385	14.056056972977625	764458
764615	EDA	sat-based compilation to a non-vonneumann processor	2017	-0.05107382990749945	11.86576232017388	764642
764776	EDA	on-chip operating system design for noc-based cmp	2010	-0.4065717156512024	13.701210159107585	764803
764848	Embedded	scheduling of dataflow models within the reconfigurable video coding framework	2008	-1.8560910306629728	11.981229769204075	764875
764851	HPC	performance and power efficient massive parallel computational model for hpc heterogeneous exascale systems	2018	0.07763025993936208	11.926566068427324	764878
764859	Embedded	a dual-layer method for transient and permanent error co-management in noc links	2011	-3.2447292715907943	14.88846936658957	764886
765163	EDA	methodology for fault grading high speed i/o interfaces used in complex graphics processing unit	2012	-2.8280264148624195	12.274484547148168	765190
765175	EDA	case for a field-programmable gate array multicore hybrid machine for an image-processing application	2011	-0.4754328104814379	11.670300152395614	765202
765271	Arch	real-world design and evaluation of compiler-managed gpu redundant multithreading	2014	0.4786163226196094	13.409700425876226	765298
765314	EDA	bridging the gap between hardware and software open source network developments	2014	-1.766705891582757	12.688785375335586	765341
765660	HPC	rule pattern parallelization of packet filters on muti-core environments	2011	0.2420329456267332	13.323221455383232	765687
765697	Arch	phase detection based data prefetching for utilizing memory bandwidth of 3d integrated circuits	2013	-0.7219624246245182	14.693499961687401	765724
765709	HPC	itfcomp: a compression algorithm for arm architecture instruction trace files	2015	-0.7499058066277505	13.540772749386955	765736
765726	Arch	onedsp: a unifying dsp architecture for systems-on-a-chip	2002	-1.6751214961132983	12.530636879133	765753
765777	Arch	monitoring communication channels on a shared memory multi-processor system on chip	2011	-0.34926429190055625	13.24463510791334	765804
765943	EDA	advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms	2007	-2.5299252661604803	12.491318471318626	765970
765945	EDA	intermediate fabrics: virtual architectures for near-instant fpga compilation	2011	-1.3314656741227593	12.814453770290484	765972
766015	Arch	distance-based recent use (dru): an enhancement to instruction cache replacement policies for transition energy reduction	2006	-1.1066001833995032	15.031949222393893	766042
766114	HPC	(sai) stalled, active and idle: characterizing power and performance of large-scale dragonfly networks	2016	0.20777141096659885	14.575530715652311	766141
766145	EDA	pentium pro processor workstation/server pci chipset	1996	-1.1446135490639568	11.957545949040384	766172
766149	Arch	improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration	2009	-0.9077606863495242	13.831408017364433	766176
766153	Embedded	development of a spaceborne embedded cluster	2000	-2.6232917943067178	12.829419077151728	766180
766228	Arch	a hardware/software infrastructure for performance monitoring on leon3 multicore platforms	2014	-0.8094375185607346	13.548081701364305	766255
766297	EDA	designing heterogeneous fpgas with multiple sbs	2007	-3.071571918183362	13.784505876779122	766324
766600	Arch	multi-stream 2d frequency table computation on dataflow architecture	2015	-0.6739311798554877	11.682412386314725	766627
766644	Arch	placement for the reconfigurable datapath architecture	2005	-3.301070150767878	11.868912897922964	766671
766799	Embedded	wcet analysis of instruction cache hierarchies	2011	0.4060719764727428	14.018690663961186	766826
767050	Arch	software configurable processors	2006	-0.5094624596649734	12.731587789530625	767077
767068	EDA	testing thumbpod: softcore bugs are hard to find	2003	-1.4964297215938718	11.75934626255277	767095
767143	Arch	orchestrator: guarding against voltage emergencies in multithreaded applications	2014	-0.668524558739778	15.019608397397619	767170
767207	HPC	evaluating reconfigurable dataflow computing using the himeno benchmark	2012	-0.14711664660291535	12.328323910944073	767234
767312	DB	memory allocation and code optimization methods for dsps with indexed auto-modification	2005	-0.13703218436428316	13.004504993118347	767339
767338	EDA	a linear algebra core design for efficient level-3 blas	2012	-0.8386563927606929	12.836874763074565	767365
768030	EDA	using partial reconfiguration and high-level models to accelerate fpga design validation	2010	-2.253500480120822	11.793475744805413	768057
768132	EDA	application of fhm-based design method to scalable 2-d dct processor	1999	-2.9239174729783404	11.709284060823787	768159
768145	EDA	c/c++: progress or deadlock in system-level specification	2001	-2.603004442102989	11.84190756310435	768172
768148	DB	an asic chip set for parallel fuzzy database mining	1996	-2.0333323333231395	11.568516653235092	768175
768175	EDA	specification and os-based implementation of self-adaptive, hardware/software embedded systems	2008	-1.6223349969959948	13.292671664357762	768202
768380	Arch	a robust seamless communication architecture for next-generation mobile terminals on multi-cpu socs	2010	-0.9512973472663586	13.30215404043786	768407
768407	Arch	when reconfigurable architecture meets network-on-chip	2004	-2.1294631464308478	13.745052783148337	768434
768501	HPC	doing moore with less - leapfrogging moore's law with inexactness for supercomputing	2016	-0.333664796749445	11.5566704257524	768528
768515	HPC	a computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor	2008	-1.8823783584323917	12.98550128552429	768542
768603	EDA	arithmetic transformations to maximise the use of compressor trees	2004	-2.443463667118805	12.548719331005007	768630
768702	HPC	fpc: a high-speed compressor for double-precision floating-point data	2009	-0.4567294754192305	12.192922473005805	768729
768911	Arch	rethinking memory system design (along with interconnects)	2015	-0.5426186734677455	14.420352000513242	768938
769147	EDA	acceleration of microwave imaging algorithms for breast cancer detection via high-level synthesis	2015	-2.005809404250924	12.611826961337009	769174
769268	Embedded	multiprocessor dsp scheduling in system-on-a-chip architectures	2002	-1.0769674559475912	13.577151185506574	769295
769324	Arch	tiered-latency dram (tl-dram)	2016	-0.8115166423489761	14.680935931146346	769351
769490	Embedded	integrating timed automata into tabu algorithm for hw-sw partitioning	2006	-1.5531422958185228	13.290256323825062	769517
769552	Arch	simulation sampling with live-points	2006	0.232406555366106	13.662942010226535	769579
769753	EDA	4.2 increasing the performance of a 28nm x86-64 microprocessor through system power management	2016	-2.879324380617944	13.90341310367793	769780
769913	EDA	crystal: a design-time resource partitioning method for hybrid main memory	2014	-0.9372968280683271	15.013642817091672	769940
769919	EDA	data compression for improving spm behavior	2004	-0.3857029195113146	13.90986445634003	769946
769922	EDA	mcftraptor: toward unobtrusive on-the-fly control-flow tracing in multicores	2015	-0.025964251589982463	13.699035533560789	769949
769961	DB	contemporary alternatives to traditional processor design in the post moore's law era	2018	-2.8646161518169397	13.227499822396426	769988
770040	EDA	general addressing mechanisms for microprocessors	1988	-1.4149478623556782	11.491429707992367	770067
770187	Arch	a multi-core memory organization for 3-d dram as main memory	2013	-0.4698906896759457	14.28215328948847	770214
770214	Arch	cmos pa-risc processor for a new family of workstations	1991	-2.567520276091686	13.060495564883842	770241
770307	HPC	a compiler approach for reducing data cache energy	2003	-0.6646359198236246	14.834009777348511	770334
770331	EDA	approxpim: exploiting realistic 3d-stacked dram for energy-efficient processing in-memory	2017	-0.38707294142403376	13.696210620285823	770358
770389	Arch	floating point architecture extensions for optimized matrix factorization	2013	-0.9659646345611674	11.859257117907473	770416
770428	EDA	development of a reusable e1 transceiver suitable for rapid prototyping	1999	-3.1562844429410046	12.048297122236304	770455
770552	EDA	a generic implementation of barriers using optical interconnects	2016	-0.3311552577161607	14.012917270963055	770579
770571	Arch	code scheduling for vliw/superscalar processors with limited register files	1992	0.31448394505062705	13.20602344373504	770598
770624	EDA	on supporting rapid prototyping of embedded systems with reconfigurable architectures	2017	-2.3857658310538805	12.161215437814656	770651
770751	EDA	robustness in soc design	2006	-3.246091309929989	13.062584990604273	770778
770784	EDA	thermal-aware energy minimization for real-time scheduling on multi-core systems	2013	-1.5442934832516388	15.088693089289439	770811
770786	EDA	rapid development of a source-level debugger for powerpc microprocessors	1994	-1.595583773418548	12.016811921940825	770813
770843	EDA	a power-scalable switch-based multi-processor fft	2009	-2.2933191174094603	11.961483943318875	770870
771143	Arch	intel's 80960: an architecture optimized for embedded control	1988	-0.8951738296371565	12.446822013567289	771170
771147	HPC	3d memory stacking for fast checkpointing/restore applications	2010	-0.9543957364597668	14.485117667715498	771174
771447	EDA	systemc-based custom reconfigurable cores for wireless applications	2008	-2.544957980250579	12.9278091161435	771474
771522	EDA	optimal vs. heuristic integrated code generation for clustered vliw architectures	2008	-1.590104609579822	12.920363694095675	771549
771640	EDA	an efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable noc architectures	2015	-2.1439364497584625	14.631329746512575	771667
771902	EDA	high-speed and low-power pid structures for embedded applications	2011	-2.9162604024884446	12.59893454726016	771929
771981	Arch	designing efficient parallel processing in 3d standard-chip stacking system with standard bus	2017	-2.86698318651326	12.562181745895609	772008
771989	Arch	a predecoding technique for ilp exploitation in java processors	2008	-0.3676339781486758	13.014955385590644	772016
772076	Logic	producer and consumer: roles of a microprocessor and a configurable logic in a configurable soc	2003	-2.797796085213742	11.789182156444328	772103
772157	HPC	a study on improving power-consumption performance ratio in gpgpu computing	2011	-0.11296887676720785	14.397351935662625	772184
772268	EDA	energy efficiency of fpgas and programmable processors for matrix multiplication	2002	-2.196326243727825	13.023481061151035	772295
772315	Arch	sweep: evaluating computer system energy efficiency using synthetic workloads	2011	-0.2913582338947845	13.705147598605757	772342
772425	EDA	real-time image and video processing: method and architecture	2016	-2.3297655933258943	12.366599985543886	772452
772433	Embedded	etm10 incorporates hardware segment of ieee p1500	2002	-2.6556830979320107	11.719709112326964	772460
772657	EDA	visualization of multi-objective design space exploration for embedded systems	2010	-2.8964636929463685	11.766972795514407	772684
772738	Arch	instruction memory architecture evaluation on multiprocessor fpga mpeg-4 encoder	2007	-0.6445702318404258	13.216358800629536	772765
773070	Arch	checkpoint/restart and beyond: resilient high performance computing with fpgas	2011	-1.3481989200012272	13.112942556344215	773097
773101	EDA	the speed of light isn't what it used to be [computer design]	2004	-3.3140868557528935	13.108985770832355	773128
773265	HPC	memcomputing: the cape of good hope: [extended special session description]	2014	-0.2429399817520049	12.439127271245706	773292
773444	EDA	an online self-adaptive system management technique for multi-core systems	2016	0.2906814920240435	13.116599669348819	773471
773534	Arch	specification of simulation models for nocs in heterogeneous 3d socs	2018	-2.233803954755884	12.584408498917325	773561
773605	EDA	physically-aware exploitation of component reuse in a partially reconfigurable architecture	2006	-2.6930848105854164	12.999227232982824	773632
773616	Arch	flexible instruction processors	2000	-1.4301985814098197	12.067411917972727	773643
773752	EDA	energy-aware task allocation for network-on-chip based heterogeneous multiprocessor systems	2011	-1.2514772344655354	15.004706117024215	773779
773780	EDA	generation of interconnect topologies for communication synthesis	1998	-2.086658750992152	13.169627246376894	773807
774042	HPC	reducing the complexity of the issue logic	2001	-1.0015630177711548	13.428416764593566	774069
774109	EDA	reducing the complexity of ilp formulations for synthesis	1997	-2.545296379485395	12.056418206073165	774136
774199	Arch	scalable multi-access flash store for big data analytics	2014	0.02371708593906427	13.823938498219569	774226
774304	EDA	kiwi scientific acceleration at large: incremental compilation and multi-fpga hls demo	2017	-1.4879226588532546	11.594711172831865	774331
774462	DB	functional disk system for relational database	1987	-0.8510102820245735	11.345981307977741	774489
774660	HPC	systemc simulation on gp-gpus: cuda vs. opencl	2012	-0.3723585379603056	12.542494961941545	774687
774735	EDA	mission control: a performance metric and analysis of control logic for pipelined architectures on fpgas	2014	-1.2307585657451805	13.695549320136745	774762
774818	EDA	a high-performance and hardware-efficient pcie transmission for a multi-channel video using command caching and dynamic splicing on fpga	2018	-1.7035510227826804	14.523698028433328	774845
774839	HPC	low power tasks mapping for dvs capable multiprocessor system with shared memory	2004	-0.6838724836909744	11.41288675210878	774866
774872	EDA	incorporating cost modeling in embedded-system design	1997	-3.348224167270192	12.95875244630767	774899
774942	HPC	power and performance optimization through mpi supported dynamic voltage and frequency scaling	2011	-0.4624812799065169	14.772153360432506	774969
774983	HPC	petascale scramjet combustion simulation on the tianhe-2 heterogeneous supercomputer	2018	-0.06658707972428422	11.355839198661648	775010
775020	Arch	image processing with the staran parallel computer	1977	-0.8562544880097046	11.383992313847706	775047
775150	Arch	applications of wavelength-fan-in for high-performance distributed processing systems	2014	-3.306302871204988	13.79941652602488	775177
775274	Embedded	enabling parallelism and resource sharing in multi-core component-based systems	2011	0.2219697577656788	14.010337448972356	775301
775413	EDA	an embedded reconfigurable simd dsp with capability of dimension-controllable vector processing	2004	-2.384656491174919	13.1632699195461	775440
775438	EDA	automated programming of a ring-structured multiprocessor digital filter ic	1995	-1.7640711517482348	11.532131667293706	775465
775579	Arch	advanced poc model-based java instruction folding mechanism	2000	-0.3137052795373158	12.57118363553009	775606
775615	EDA	hardware-software partitioning of soft multi-core cyber-physical systems	2015	-0.07166255412521202	12.783054111574733	775642
775632	Embedded	application-driven adaptive fixed-point refinement for sdrs	2008	-2.0609300636800287	13.587961402744039	775659
775662	EDA	a remote methodology for embedded systems design and validation	2003	-3.2789905562652604	11.991361210449377	775689
775687	Arch	an fpga based simd processor with a vector memory unit	2006	-1.6280526964423327	12.545410808960945	775714
776031	Embedded	introduction to the special section on rigorous embedded systems design	2013	0.12615330337499522	11.571515984705679	776058
776051	HPC	an autotuning engine for the 3d fast wavelet transform on clusters with hybrid cpu + gpu platforms	2014	0.09009792143399427	11.703332089427512	776078
776079	EDA	cluster generation and network component insertion for topology synthesis of application-specific network-on-chips	2012	-2.514556602596986	14.806976345573025	776106
776531	Arch	verification environment for a scmp architecture	2006	-2.2930765716264565	11.853798306368592	776558
776615	Arch	performance features of the pa7100 microprocessor	1993	-1.6117666614699022	12.830563071570197	776642
776675	EDA	reconfigurable components for application-specific processor architectures	2010	-1.765591478532339	12.718638615010159	776702
776769	EDA	using regular array methods for dsp module synthesis	1994	-2.2359773807162906	11.955106141304412	776796
776807	HPC	register based genetic programming on fpga computing platforms	2000	-0.17070063075322148	12.982482148459392	776834
777077	Arch	fpga and rapid prototyping technology use in a special purpose computer for molecular genetics	1992	-1.721929741384419	11.9282865018688	777104
777108	HPC	flattening-based mapping of imperfect loop nests for cgras?	2014	-0.05509365761694282	12.685814091891976	777135
777488	EDA	an analytical energy model to accelerate fpga logic architecture investigation	2011	-2.536383428919577	14.220338014491995	777515
777717	Arch	garnet: a detailed on-chip network model inside a full-system simulator	2009	-2.10407261715621	14.596770994540412	777744
777928	EDA	fast sequential fpga startup based on partial and dynamic reconfiguration	2010	-2.74792654286192	14.248790641884508	777955
777946	EDA	process scheduling based memory energy management for multi-core mobile devices	2012	0.2120169879460883	13.953379036885122	777973
778184	EDA	ipsim: systemc 3.0 enhancements for communication refinement	2003	-2.282805825120433	11.652681131123053	778211
778186	EDA	system level distributed cooperative design of media soc using application profiling	2009	-1.8668037961491568	12.910441904212847	778213
778214	Arch	evaluation kernels for microprocessor performance analyses	1982	-1.2167286222360465	11.608957877212225	778241
778226	HPC	large scale data clustering using memristive k-median computation	2017	-3.0328297218027487	13.935008801821132	778253
778368	Arch	featureverilog: extending verilog to support feature-oriented programming	2011	-2.293793545537445	11.427952149227572	778395
779120	Arch	paradime: parallel distributed infrastructure for minimization of energy for data centers	2015	-1.131553870180499	14.41549258520815	779147
779228	Embedded	assessing the suitability of the ngmp multi-core processor in the space domain	2012	0.4821979736021628	14.309726419609914	779255
779271	HCI	digital communications learning tools gttal: graphical tool for testbed-assisted learning	2010	-2.4174313519694404	11.811453073849108	779298
779518	Graphics	pcu: the programmable culling unit	2007	-1.4125896273524567	11.373433548595544	779545
779638	EDA	idea: a dsp block based fpga soft processor	2012	-1.7910723036686922	12.68695928023833	779665
779788	EDA	energy efficient hardware synthesis of polynomial expressions	2005	-1.3018359852871737	12.227831201775029	779815
780112	EDA	asymmetric dram synthesis for heterogeneous chip multiprocessors in 3d-stacked architecture	2012	-1.5790989341519543	14.127155790897259	780139
780488	EDA	intra-application energy reduction for microprocessor low-power design	2009	-1.1122678506435033	14.706585158059376	780515
780650	EDA	transparent linking of compiled software and synthesized hardware	2015	-0.5645231185361844	12.322455277663314	780677
780696	OS	the machine: an architecture for memory-centric computing	2015	-0.22787285311027974	12.640711862237382	780723
780942	EDA	application of signaltap ii logic analyzer in the fpga test	2010	-2.3615350808280224	11.365417662940786	780969
781091	EDA	smc: a shared memory based spacewire controller solution	2013	-2.2136025015753464	13.825349983675931	781118
781202	EDA	high-level estimation of execution time and energy consumption for fast homogeneous mpsocs prototyping	2008	-2.0262399466098318	13.2939201334056	781229
781272	EDA	3d-noc: reconfigurable 3d photonic on-chip interconnect for multicores	2012	-2.6528031892953687	14.900544949038258	781299
781286	Embedded	an energy and memory trade-off study on resource constrained embedded jvm	2014	-0.09094382282817524	14.774862413843445	781313
781300	EDA	automated architectural optimization of digital fir filters	2004	-2.933352775055788	11.352471834500935	781327
781347	HPC	unified extensible firmware interface: an innovative approach to dram power control	2011	-1.1285140947487498	14.150718139216664	781374
781381	EDA	fault tolerant hardware for high performance signal processing	2008	-1.4654509229815549	13.179743554612264	781408
781409	EDA	bat-hermes: a transition-signaling bundled-data noc router	2015	-3.261482916201526	13.689214027531813	781436
781647	EDA	fast and scalable temperature-driven floorplan design in 3d mpsocs	2012	-2.1197194364497807	14.122774051156828	781674
781780	EDA	mapping applications on two-level configurable hardware	2015	-1.0457995663299895	12.482770291134525	781807
781798	Embedded	comparison of preemption schemes for partially reconfigurable fpgas	2012	-0.9137417481278316	13.16069966065042	781825
782027	EDA	a reprogrammable processor for fractal image compression	1994	-2.0431429667261303	11.594260318961366	782054
782058	Arch	die-stacking architecture	2015	-2.961857387848886	13.903027562190642	782085
782127	Arch	a predictive performance model for superscalar processors	2006	-0.8981008843247028	13.188169872898724	782154
782192	EDA	designing regular network-on-chip topologies under technology, architecture and software constraints	2009	-2.6117539726256878	14.12559165479298	782219
782195	Arch	resource and memory management techniques for the high-level synthesis of software threads into parallel fpga hardware	2015	-0.5918408937294415	13.167628589147215	782222
782273	HPC	clsparse: a vendor-optimized open-source sparse blas library	2016	0.16904109103919265	11.545052479724529	782300
782474	EDA	software synthesis for complex reactive embedded systems	1997	-1.8576517453859611	12.217894938147914	782501
782662	Arch	system-level, thermal-aware, fully-loaded process scheduling	2008	-1.0016059734015124	15.117680611400097	782689
783042	SE	design space exploration for configurable architectures and the role of modeling, high-level program analysis and learning techniques	2004	-1.6182206998246482	12.558901305824852	783069
783045	HPC	fault tolerant scheduling with enhanced performance for onboard computers: evaluation	2015	-2.6715720459496723	13.93377541857466	783072
783046	SE	a single-chip supervised partial self-reconfigurable architecture for software defined radio	2003	-2.2419967601768027	13.157799953093074	783073
783240	HPC	java-based approach for high level openmp loops synthesis	2016	-1.1954233984515878	12.030636265244608	783267
783375	EDA	dynamic partitioning of processing and memory resources in embedded mpsoc architectures	2006	0.3953471963143657	13.587624220117336	783402
783413	EDA	evaluation of scheduling and allocation algorithms while mapping assembly code onto fpgas	2004	-1.5343311387001566	12.904580648492965	783440
783505	EDA	multimedia signal processors: an architectural platform with algorithmic compilation	1998	-1.8157127110698328	12.686714893186453	783532
783699	HPC	examining the viability of fpga supercomputing	2007	-0.16197455911434938	12.331461221805515	783726
783765	HPC	fast rule matching for learning classifier systems via vector instructions	2006	-1.2200605758462575	11.590087918987324	783792
783990	HPC	a modular simulator framework for network-on-chip based manycore chips using unisim	2011	-0.18038676950697186	13.086919052727675	784017
784033	Arch	integrating adaptive on-chip storage structures for reduced dynamic power	2002	-0.37007805642012537	14.608414847094044	784060
784067	EDA	a formal approach to the scheduling problem in high level synthesis	1991	-2.5004151672595967	12.217867307238837	784094
784200	HPC	throughput regulation in shared memory multicore processors	2015	-0.6741126010511602	14.484360548675498	784227
784222	Arch	parallel processing architectures for reconfigurable systems	2003	-1.3759797642963272	12.633517548822287	784249
784448	EDA	constrained register allocation in bus architectures	1995	-2.842941769094689	12.323302740037446	784475
784464	HPC	experimental analysis of a mixed-mode parallel architecture using bitonic sequence sorting	1991	-0.4734329192244438	12.31230604945268	784491
784684	Arch	unired ii: the high performance inference processor for the parallel inference machine pie64	1992	-0.5216164505295544	12.989280823630006	784711
784885	Arch	l2 cache modeling based on address modification for native co-simulation in systemc	2010	-0.4485493152657675	13.286673842206323	784912
784897	EDA	the case for the precision timed (pret) machine	2007	-0.3987122444757008	11.719107097608696	784924
784998	EDA	an optimized flow for designing high-speed, large-scale cmos asic socs	2004	-3.3248986315922022	12.1568636419194	785025
785312	HPC	strategy for power-efficient design of parallel systems	1999	-1.3024715639151154	13.27843340202699	785339
785314	EDA	bit-level allocation for low power in behavioural high-level synthesis	2003	-2.9765680236388397	12.870884028527572	785341
785438	Embedded	analyzing synchronous dataflow scenarios for dynamic software-defined radio applications	2011	-0.15465911886626618	13.954233541800198	785465
785601	EDA	temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs	1999	-1.9764068519026559	13.085512015092672	785628
785714	EDA	power-aware dynamic cache partitioning for cmps	2011	-0.9779022990410152	14.822447498027778	785741
785971	Logic	a classification and evaluation framework for noc mapping strategies	2017	-2.2953865491483616	12.489950959022524	785998
786022	HPC	cloud services using hardware accelerators: the case of handwritten digits recognition	2017	-0.0624535251843811	11.998060404025328	786049
786228	Arch	pipeline control for a single cycle vlsi implementation of a complex instruction set computer	1989	-1.2705824331598148	12.103562540434215	786255
786362	Embedded	hardware and software innovations in energy-efficient system-reliability monitoring	2017	-1.7507132930216518	14.630701862756586	786389
786380	Arch	a language for automatic generation of fast instruction-set compiled simulators	2008	-1.975283052575791	11.646484027913386	786407
786488	EDA	an automated flow for the high level synthesis of coarse grained parallel applications	2013	-0.08553833741995111	13.396744332962436	786515
786516	Arch	designing partial bitstreams for multiple xilinx fpga partitions	2015	-2.7101472929389137	13.086801186973036	786543
786808	Theory	an algorithm to design the memory configuration of a computer network	1978	0.12628163657593502	11.768842079650106	786835
786865	Arch	mvtsim: software simulator for multicore on chip parallel computer architectures	2009	-0.6857219162033915	12.070364364358625	786892
787106	EDA	multiloop parallelisation using unrolling and fission	2010	-1.000131130401514	12.180767438995485	787133
787254	HPC	efficient techniques for clustering and scheduling onto embedded multiprocessors	2006	-0.2520113754239748	12.203438515106528	787281
787597	EDA	an event-based monitoring service for networks on chip	2005	-1.6503140849099478	14.154986197234061	787624
787635	EDA	a cache design for probabilistically analysable real-time systems	2013	-0.12192478361803817	14.859510685211456	787662
787777	Robotics	isde—an integrated systems development environment for custom-computing machines implemented in fplds	2002	-2.1483758229796903	11.928745203680007	787804
787781	Vision	irregular applications: from architectures to algorithms [guest editors' introduction]	2015	0.4244877522039521	11.765214040115314	787808
787850	Arch	a benchmark comparison of 32-bit microprocessors	1986	-1.6344055802829598	11.72385749976711	787877
787855	EDA	an efficient framework for power-aware design of heterogeneous mpsoc	2013	-2.2029857781363757	13.665350599073506	787882
788120	EDA	using chip multithreading to speed up scenario-based design space exploration: a case study	2014	-2.0849042773267463	12.238540819747472	788147
788277	EDA	utilizing memory bandwidth in dsp embedded processors	2001	-0.5154277886148676	13.623120907514204	788304
788319	Arch	computational sprinting on a hardware/software testbed	2013	-0.7409695101886267	15.11785442690015	788346
788324	Mobile	energy-aware and reliability-aware mapping for noc-based architectures	2018	-1.5280606995511246	14.750126498875742	788351
788739	Arch	performance scalability of multimedia instruction set extensions	2002	0.01090862701254052	13.573678311733019	788766
788766	Arch	simulation-based evaluation of the imagine stream processor with scientific programs	2012	0.05155348314276987	12.974401874907027	788793
788877	EDA	take the expressway to go greener	2012	-3.0050143446102555	14.60185141580799	788904
788975	EDA	verification of the cell broadband engine/spl trade/ processor	2006	-3.1476695045373244	12.488832381307592	789002
789096	HPC	addressing architecture for brain-like massively parallel computers	2004	-0.5572026911200235	11.769043577663714	789123
789104	EDA	a lightweight framework for runtime reconfigurable system prototyping	2007	-2.280047265695853	12.615036027593217	789131
789292	HPC	a matrix multiplier case study for an evaluation of a configurable dataflow-machine	2015	-0.7238325566416751	11.92442413079194	789319
789332	EDA	multi-processor soc design methodology using a concept of two-layer hardware-dependent software	2004	-2.106066218567174	12.105915309269744	789359
789428	EDA	memory-aware noc exploration and design	2008	-3.1743249101740543	13.752895668164381	789455
789815	Arch	charm: a language for closed-form high-level architecture modeling	2018	-0.2421892359462187	12.289642043130966	789842
789939	EDA	a new technique for exploiting regularity in data path synthesis	1994	-0.9307782728466012	13.29305707455652	789966
789987	Arch	incremental hardware estimation during hardware/software functional partitioning	1995	-2.097898437855279	11.8347481473034	790014
790122	EDA	does customizing inexactness help over simplistic precision (bit-width) reduction? a case study	2015	-1.41541060379517	14.128730983757418	790149
790133	Arch	high performance set associative translation lookaside buffers for low power microprocessors	2008	-0.6363443675368775	14.920581657988373	790160
790152	EDA	a modified linear scan register allocation algorithm	2009	-0.11708603761935164	12.408006166051774	790179
790204	EDA	intermediate representations for simulation and implementation	2010	-1.7519773527342433	11.964869274831136	790231
790381	SE	sound mixed-precision optimization with rewriting	2018	-1.0105597594394635	11.555608293975085	790408
790443	EDA	design and implementation of an eprom emulator as a low-cost microprocessor development tool	1993	-2.1345932827183263	11.655598946010635	790470
790515	Arch	mapping hll constructs into microcode for improved execution speed	1984	-0.4508257797912437	12.240901336147024	790542
790635	EDA	parallel native-simulation for multi-processing embedded systems	2015	-0.9908269517347736	12.717398574747676	790662
790821	Arch	an effective replacement strategy of cache memory for an smt processor	2009	0.14235767775576405	14.35216612615458	790848
791111	EDA	an efficient cooperative design framework for soc on-chip communication architecture system-level design	2006	-2.348836604211921	12.456510467322929	791138
791281	EDA	high level cache simulation for heterogeneous multiprocessors	2004	0.047595045005977415	13.126220701894455	791308
791282	Embedded	a runtime adaptive h.264 video-decoding mpsoc platform	2013	-1.2460533554540534	14.493282428510193	791309
791408	EDA	power management of multi-core chips: challenges and pitfalls	2012	-1.0949478029745785	13.089444148719616	791435
791524	Arch	improving code density using compression techniques	1997	-1.0018986501950375	13.66791455957665	791551
791713	AI	quantum computer simulation using the cuda programming model	2010	0.21264580268881797	11.66318637163407	791740
791791	HPC	profitable loop fusion and tiling using model-driven empirical search	2006	0.12567320524192166	12.788405541490965	791818
791982	Arch	multiprocessor/multiarchitecture microprocessor design (m 3 d)	1985	-2.4282828296129817	12.476812736100547	792009
791984	EDA	a low-overhead scheduling methodology for fine-grained acceleration of signal processing systems	2010	-1.1377273853891492	13.502350792522073	792011
792022	Arch	kestrel: design of an 8-bit simd parallel processor	1997	-1.8953040471031248	11.884184555237232	792049
792084	HPC	wire-speed differential soap encoding	2014	-1.8007253379231365	13.885179379869028	792111
792471	HPC	integrated data reorganization and disk mapping for reducing disk energy consumption	2007	0.30040339527161475	14.56897860976944	792498
792487	HPC	designing efficient irregular networks for heterogeneous systems-on-chip	2006	-2.173994000404312	14.883536928643712	792514
792628	EDA	architecture of a memory manager for an mpeg-2 video decoding circuit	1998	-2.3490859742717034	13.99892978166749	792655
792828	EDA	posa: power-state-aware buffered tree construction	2009	-2.7004230360997283	14.166184160940954	792855
792837	Embedded	a framework for application-guided task management on heterogeneous embedded systems	2015	0.380766871643269	14.479357760613597	792864
792929	HPC	a model to solve timing-critical application problems in distributed computer systems	1984	-0.7673724182119503	11.382980641010516	792956
793088	Arch	mesoscale performance simulation of multicore processor systems	2012	-1.041842199374455	13.136677617085915	793115
793132	Embedded	guaranteeing end-to-end timing constraints by calibrating intermediate processes	1994	-1.6396774525926627	14.058525878370974	793159
793154	EDA	process variation characterization of chip-level multiprocessors	2009	-1.170187576702609	14.950097930345233	793181
793204	Arch	architectural exploration of the adres coarse-grained reconfigurable array	2007	-2.1388615163416085	13.656011234448464	793231
793720	HPC	a scalable simulation framework for evaluating thermal management techniques and the lifetime reliability of multithreaded multicore systems	2011	-0.6857642784893361	14.148282250795313	793747
793798	HPC	bit-level disturbance-aware memory partitioning for parallel data access for mlc stt-ram	2018	0.14689696684767614	14.707255244066653	793825
794126	HPC	macro pipelining based scheduling on high performance heterogeneous multiprocessor systems	1995	-1.017757388742774	13.108161406206756	794153
794306	Arch	load-store optimization for software pipelining	2000	0.2547306105600365	13.505480939288725	794333
794462	EDA	interfacing the transputer to the tms320 in an image processing environment	1988	-0.5498151836463242	11.76473256898762	794489
794648	Arch	flexible and cost effective transport stream processor for dtv	2007	-2.1283938800592543	12.634620789339161	794675
794759	Embedded	energy-aware real-time scheduling in the linux kernel	2018	-0.1702935634564319	14.920059868885307	794786
794818	EDA	accelerating 3d-fft using hard embedded blocks in fpgas	2013	-0.898034447077337	12.57214052438218	794845
794851	Arch	challenges in building a flat-bandwidth memory hierarchy for a large-scale computer with proximity communication	2005	-0.31939215173823804	13.229871698869907	794878
794890	Arch	adapting to the times [review of adaptive techniques for dynamic processor optimization: theory and practice (wang, a. and naffziger, s., eds.; 2008)]	2008	-3.068701942436349	13.129109758027306	794917
794897	EDA	a system for transforming an ansi c code with openmp directives into a systemc description	2006	-0.8371276495836968	11.983862108085306	794924
794969	Arch	synthesis of synchronous communication hardware in a multiprocessor architecture	1993	-2.1425754952072937	11.698545646076074	794996
794980	Embedded	symmetry breaking for multi-criteria mapping and scheduling on multicores	2013	-1.3735221407166758	12.862644396820984	795007
795115	Arch	definition of a configurable architecture for implementation of global cellular automaton	2004	-2.980823403357176	12.704376215668256	795142
795149	EDA	a novel methodology for the design of application-specific instruction-set processors	2005	-2.580027604936092	11.823429217575118	795176
795180	Arch	crib: consolidated rename, issue, and bypass	2011	-0.1583778087822086	14.295350853130266	795207
795586	Arch	computer architecture performance evaluation methods	2010	-0.0812726608282424	12.31846823987405	795613
795863	EDA	a hierarchical implementation of hadamard transform using rvc-cal dataflow programming and dynamic partial reconfiguration	2012	-2.187757073785693	12.490351628528456	795890
795951	Mobile	two billion devices and counting	2018	0.0074370288544076645	12.276311473171873	795978
796141	Embedded	static and quasi-static compositions of stream processing applications from dynamic dataflow programs	2013	0.13456454937330442	13.942242546378964	796168
796148	EDA	design space exploration of an execution-driven functional simulation methodology	2018	-2.187661875188009	14.16100851362161	796175
796222	HPC	back-end assignment schemes for clustered multithreaded processors	2004	-0.6254104908850692	14.53588799789278	796249
796315	EDA	exploring power and throughput for dataflow applications on predictable noc multiprocessors	2018	-1.4272919246244895	14.227142807060563	796342
796334	EDA	global interconnect and control synthesis in system level architectural synthesis framework	2013	-2.3905335647710064	12.207923949077447	796361
796416	Arch	nmi: a new memory interface to enable innovation	2015	0.3650811845837807	11.576933638852065	796443
796635	EDA	fpga-based wireless sensor network platform for safety systems	2012	-2.9612272770589176	12.548816154090568	796662
796705	HPC	power and performance tradeoff of a floating-point intensive kernel on opencl fpga platform	2018	-0.20048738331248295	12.093778249951095	796732
796747	EDA	preliminary evaluation of high-level synthesis tools - xilinx vivado and panda bambu	2018	-2.189658913495721	11.85381741953274	796774
797023	Arch	register assignment using code placement techniques	1988	0.08826798315997157	13.159441372192152	797050
797024	EDA	multimedia applications of multiprocessor systems-on-chips	2005	-1.0762367327413604	12.317855852707767	797051
797146	HPC	modular architecture for high performance implementation of fft algorithm	1986	-2.3890670076696483	12.198574353836026	797173
797177	EDA	analog behavior refinement in system centric modeling	2009	-3.0929090123345935	11.496559359556539	797204
797242	Embedded	poster abstract: an optimizing framework for real-time scheduling	2016	-1.0582502356141976	13.537520342387849	797269
797272	Arch	generating instruction sets and microarchitectures from applications	1994	-1.5159795886122769	13.071818009292679	797299
797287	Embedded	control-flow checking using watchdog assists and extended-precision checksums	1990	-0.11526020900838076	12.638649034320636	797314
797327	EDA	memory hierarchy optimization of multimedia applications on programmable embedded cores 1	2001	-1.4937676873333638	13.487856017380706	797354
797488	Arch	a codesigned fault tolerance system for heterogeneous many-core processors	2011	-0.6032102125617436	13.10807368373324	797515
797507	AI	static scheduling techniques for dependent tasks on dynamically reconfigurable devices	2007	-1.6328840194723455	13.745718265013918	797534
797590	PL	optimization of dynamic data structures in multimedia embedded systems using evolutionary computation	2007	-1.5944267150271412	12.814674765924082	797617
797723	EDA	sequencer-based data path synthesis of regular iterative algorithms	1994	-2.3383915399287307	11.619069937160392	797750
797728	EDA	instruction buffer mode for multi-context dynamically reconfigurable processors	2008	-0.9091406898266676	14.118846170804787	797755
797898	EDA	a 3d-audio reconfigurable processor	2010	-1.920883331999883	12.232789410149266	797925
797899	Arch	optimizing total power of many-core processors considering voltage scaling limit and process variations	2009	-1.7935423980056977	14.758458691791608	797926
797937	HPC	gbench: benchmarking methodology for evaluating the energy efficiency of supercomputers	2012	0.013395403940831295	13.83167811932524	797964
797987	NLP	performance evaluation of a computer using programmable logic units	1987	-1.27105015454232	11.536916928847358	798014
797989	EDA	a model-driven engineering methodology to design parallel and distributed embedded systems	2017	-2.138970021886136	13.198338568780544	798016
798187	HPC	scalable light-weight integration of fpga based accelerators with chip multi-processors	2018	-1.0727079142627312	14.324178200749829	798214
798233	Arch	architecture design principles for the integration of synchronization interfaces into network-on-chip switches	2009	-2.3385131322503745	13.427600905772795	798260
798453	EDA	a compiler and runtime for heterogeneous computing	2012	0.23642196260803114	12.202125423062792	798480
798559	Embedded	theorem proving based formal verification of distributed dynamic thermal management schemes	2017	-2.731653174579553	12.907150916853869	798586
798697	Visualization	mapping basic prefix computations to fast carry-chain structures	2009	-2.1742458187130835	12.156991588222622	798724
798830	EDA	on-chip stack based memory organization for low power embedded architectures	2003	-0.1730949143569354	14.633667685404685	798857
798868	EDA	high-level power and performance estimation of fpga-based soft processors and its application to design space exploration	2013	-1.8330183333008117	12.934159077276654	798895
798911	Arch	the archc architecture description language and tools	2005	-1.9467520668436555	11.77799458145037	798938
799097	EDA	datuner: an extensible distributed autotuning framework for fpga design and design automation: (abstract only)	2018	-1.6703792456842843	12.711679850699275	799124
799111	Embedded	code manipulation for virtual platform integration	2016	-1.2762329187230368	12.428613265326554	799138
799116	Arch	design objectives for high level microprogramming languages	1978	-1.6573276077939534	11.487169087527304	799143
799143	EDA	mapping streaming architectures on reconfigurable platforms	2007	-1.3429974840389112	12.692921175214392	799170
799420	EDA	a learning-based approach to the automated design of mpsoc networks	2011	-1.696958000718262	13.499782622377396	799447
799442	EDA	an efficient approach to custom instruction set generation	2005	-1.7692636333857426	12.738224953275786	799469
799529	EDA	statistics on logic simulation	1986	-1.2357167385495118	11.889569157935581	799556
799548	Arch	utilization of the on-chip l2 cache area in cc-numa multiprocessors for applications with a small working set	2004	0.4737669286039249	12.994231143285857	799575
799625	EDA	physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization	2005	-2.57952480547599	14.755634717200275	799652
799646	Arch	the influence of processor architecture on the design and the results of wcet tools	2003	-0.12595561035799993	13.423881385963615	799673
799731	HPC	mapping and scheduling in heterogeneous noc through population-based incremental learning	2012	-2.2989163083083097	13.662848988720501	799758
799740	EDA	effective platform-level exploration for heterogeneous multicores exploiting simulation-induced slacks	2014	-2.04629172623231	13.405242385805163	799767
799748	EDA	design guidelines for the high-speed dynamic partial reconfiguration based software defined radio implementations on xilinx zynq fpga	2017	-2.4878943872578736	13.235854834179534	799775
799835	EDA	parameterised floating-point arithmetic on fpgas	2001	-1.814434132739709	12.098592168077245	799862
799844	Embedded	compressor design for silicon debug	2016	-2.316584931752008	12.417006357425823	799871
799957	Arch	a grammar induction method for clustering of operations in complex fpga designs	2014	-3.079778668398607	13.32372775359059	799984
800335	Arch	an elastic architecture adaptable to millions of application scenarios	2012	-0.20667363759713875	13.689954613771189	800362
800351	EDA	output serialization for fpga-based and coarse-grained processor arrays	2005	-0.7583619955525861	12.9775464444652	800378
800536	HPC	editorial for the second international conference on energy-aware high performance computing	2011	0.1809296796885227	12.098507611731627	800563
800744	EDA	microprocessor power noise measurements with different levels of resource occupancy	2011	-2.952642962856139	13.627318704888403	800771
800869	EDA	a cost-effective dynamic partial reconfiguration implementation flow for xilinx fpga	2017	-2.3592452081762807	13.521917215249324	800896
801139	HPC	a neural model for processor-throughput using hardware parameters and software's dynamic behavior	2012	0.4509049802352022	12.76103219873694	801166
801150	Arch	reconfigurable logic: a saviour for experimental computer architecture research	2003	-0.7530148447423292	11.702532646535733	801177
801281	HPC	cpus energy consumption reduction for asynchronous parallel methods running over grids	2016	-0.20601450545751346	14.727940225281205	801308
801372	SE	code offloading solutions for audio processing in mobile healthcare applications: a case study	2018	0.11470089463942185	12.079672080962293	801399
801440	HPC	cross-core event monitoring for processor failure prediction	2009	-3.329850510582518	13.520082825512082	801467
801463	EDA	the role of parallel simulation in functional verification	2008	-3.063983042100486	11.905939127330615	801490
801668	Embedded	supporting real-time computer vision workloads using openvx on multicore+gpu platforms	2015	-0.89176796855554	12.634942337230491	801695
801680	HPC	a very fast trace-driven simulation platform for chip-multiprocessors architectural explorations	2017	-0.6326606517391872	12.973348474403007	801707
801799	Arch	a smart stream controller for efficient implementation of streaming applications on the heterogeneous multicore processor	2012	-0.6353224515618863	12.885339515387232	801826
801914	Arch	hotspot cache: joint temporal and spatial locality exploitation for i-cache energy reduction	2004	-0.5024822038093613	14.817335093684962	801941
801932	Security	investigation of computer security and ethics awareness in university environment	2009	-0.984761250869446	12.142480592625644	801959
802062	HPC	microarchitecture-level power management	2002	-0.6857212671919859	14.91612064657312	802089
802066	EDA	scalable sequential equivalence checking across arbitrary design transformations	2006	-3.0858572485820406	11.372506634062207	802093
802072	Embedded	efficient parallelization of complex automotive systems	2016	-1.8302852032382269	12.504594865201984	802099
802118	Robotics	hardware/software deadlock avoidance for multiprocessor multiresource system-on-a-chip	2004	-0.4810770865133604	12.82173855527528	802145
802121	HPC	a power management framework with simple dsl for automatic power-performance optimization on power-constrained hpc systems	2018	-0.4857745524968702	13.561204853172054	802148
802329	Arch	refree: a refresh-free hybrid dram/pcm main memory system	2016	0.22945686801398754	15.08699958564734	802356
802409	EDA	verification of transaction-level systemc models using rtl testbenches	2003	-2.6744550613369458	11.642710234740814	802436
802414	EDA	system-level optimization of accelerator local memory for heterogeneous systems-on-chip	2017	-1.8515183769003287	13.001986948713679	802441
802526	EDA	rp-ring: a heterogeneous multi-fpga accelerator	2018	-0.7775839428852518	12.396176360868955	802553
802605	Arch	performance evaluation of cascade alu architecture for asynchronous super-scalar processors	2001	-0.3339835650653021	13.662936798630463	802632
802647	EDA	system level asic design for hewleet-packard's low cost pa-risc workstations	1991	-1.6873869664429484	12.515203133283086	802674
802740	EDA	a hybrid approach to cache management in heterogeneous cpu-fpga platforms	2017	-0.30114556328271996	13.496232131740207	802767
802851	EDA	formal verification of a superscalar execution unit	1997	-2.4190397011919704	11.524889683501543	802878
803329	EDA	high performance asynchronous on-chip bus with multiple issue and out-of-order/in-order completion	2005	-2.4619414035222253	14.170172089843595	803356
803555	EDA	energy-aware schedulingwith reconstruction and frequency equalization on heterogeneous systems	2015	-0.8217623626338371	14.917570354448815	803582
803600	PL	a domain-specific high-level programming model	2016	-0.4506459204771533	12.228872995075493	803627
803651	HPC	data transfers on the fly for hierarchical systems of chip multi-processors	2011	-0.4434436482546173	13.203687842091837	803678
803674	Arch	asynchronous arm processor employing an adaptive pipeline architecture	2007	-1.949308580063152	13.525717580002807	803701
803753	HPC	building block operating system for 3d stacked computer systems with inductive coupling interconnect	2017	-2.557241542867788	12.938736073581591	803780
803757	EDA	proton+: a placement and routing tool for 3d optical networks-on-chip with a single optical layer	2015	-3.3485741279190955	14.451165491055873	803784
803777	PL	much ado about almost nothing: compilation for nanocontrollers	2003	-3.174861038656952	11.74473824683622	803804
803818	HPC	loop displacement: an approach for transforming and scheduling loops for parallel execution	1990	-0.023967714968425573	12.26969294337442	803845
803858	EDA	signature-based high-level simulation of microthreaded many-core architectures	2014	0.4388440225971377	13.626628914042215	803885
804130	Arch	practical near-data processing for in-memory analytics frameworks	2015	0.3646377288342753	13.688035271101006	804157
804499	EDA	trace-based manycore partitioning of stream-processing applications	2016	0.4722428212741642	12.937195313708381	804526
804636	Embedded	scall: software component allocator for heterogeneous embedded systems	2015	-1.6092484507907885	13.311766743344432	804663
804653	EDA	a cross-layer adaptive approach for performance and power optimization in stt-mram	2018	-1.1159904759904802	15.004658983944388	804680
804785	Arch	gpu design in a power-limited era	2013	-1.3000955789049384	14.631048101386256	804812
804818	EDA	compressing cache state for postsilicon processor debug	2011	-0.6284638642933096	13.848712968312332	804845
804928	EDA	a multi-granularity power modeling methodology for embedded processors	2011	-2.5744944046929312	13.180152382440104	804955
805008	EDA	virtual embedded blocks: a methodology for evaluating embedded elements in fpgas	2006	-3.0699003695729363	12.403609771491398	805035
805106	EDA	process performance optimization in fault-tolerant multiprocessor systems after a fault occurrence	1997	0.2567263154754186	12.451971154800813	805133
805123	Arch	vlsi with a very low scale investment	1987	-2.836895240641437	11.891607352777084	805150
805168	EDA	dynamic memory oriented transformations in the mpeg4 im1-player on a low power platform	2000	-2.052814289903219	12.915024537552734	805195
805213	HPC	faster ffts via architecture-cognizance	2000	0.3132829512928357	11.346132610320305	805240
805338	EDA	a system-level synthesis approach from formal application models to generic bus-based mpsocs	2010	-2.3263915249271347	11.87293285122791	805365
805600	EDA	a hierarchical test control architecture for core based design	2000	-2.9849349625614114	12.546901565880196	805627
805604	EDA	real-time communication protocol development using sdl for an embedded system on chip based on arm microcontroller	2001	-2.2652967976517404	11.953470603109038	805631
805668	EDA	mixed classical scheduling algorithms and tree growing technique in block-test scheduling under power constraints	2001	-1.6715222814574584	14.600010120126669	805695
805910	Arch	a practical noc design for parallel des computation	2013	-2.1150632097611566	14.9732073348539	805937
806049	Arch	hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors	2014	-2.545338045792628	14.413712118607762	806076
806146	Arch	system-level hardware/software trade-offs	1999	-1.7423029136482178	12.339426796961966	806173
806211	HPC	asymmetric clustering using a register cache	2006	0.0024799396517034013	14.331633809925052	806238
806216	HPC	performance tuning of matrix multiplication in opencl on different gpus and cpus	2012	0.32991683217294065	11.78835362331774	806243
806219	EDA	on on-chip intelligence paradigms	2017	-2.3585498436612435	13.145355383979132	806246
806307	EDA	sopc architecture for a key point detector	2007	-1.8728308056571337	12.29420746189516	806334
806405	HPC	providing better multi-processor systems-on-chip resources utilization by means of using a control-loop feedback mechanism	2010	-0.4976876645646946	14.347492622254837	806432
806539	Arch	tag tables	2015	0.32795441120799085	14.879001403576838	806566
806728	HCI	standards for system-level design: practical reality or solution in search of a question?	2000	-3.005320949289509	11.917425067033319	806755
806837	EDA	an approach to instruction set compiled simulator development based on a target processor c compiler back-end design	2009	-2.0730469918504633	11.992104721252902	806864
806871	HPC	a fast synthetic aperture radar raw data simulation using cloud computing	2017	0.3903880703735421	11.665175833747648	806898
806986	EDA	still image processing on coarse-grained reconfigurable array architectures	2007	-1.8417479087996649	12.107385776399305	807013
806992	EDA	heterogeneous coarse-grained processing elements: a template architecture for embedded processing acceleration	2009	-1.542744778014392	13.093947667510786	807019
807186	HPC	system-level data format exploration for dynamically allocated data structures	2000	-0.4824213817120556	13.052173731010782	807213
807193	PL	actor fission transformations for executing dataflow programs on manycores	2017	-0.23100379761204215	12.551870756670509	807220
807211	HPC	the sunflower tool suite - hardware and software research platforms for energy-constrained and failure-prone systems	2007	-2.351840372948569	14.311047766564426	807238
807263	Arch	assessment of dynamic look-ahead inter-processor connection reconfiguration for different control paradigms	2006	-0.34612608887328883	13.394571246140638	807290
807295	EDA	evaluating and comparing simulation verification vs. formal verification approach on block level design	2004	-2.8773072172550327	11.594616568351451	807322
807562	EDA	soc, noc and hierarchical bus implementations of applications on fpgas using the fcuda flow	2016	-0.8943385345569124	12.507283865363753	807589
807598	HPC	a coarse-grained reconfigurable architecture with compilation for high performance	2012	-0.842645589989399	13.917631094007707	807625
807870	Embedded	resource-efficient scheduling for partially-reconfigurable fpga-based systems	2016	-0.8828071890268773	13.502153373022097	807897
807873	Arch	modular computer design with picoprogrammed control	1967	-2.8037599515539777	11.401403624391149	807900
807874	EDA	networks-on-chip: an interconnect fabric for multiprocessor systems-on-chip	2009	-2.743830384806164	12.50560426038757	807901
807919	Robotics	hardware-software co-design for reconfigurable field programmable gate arrays using mixed-integer programming	2012	-1.5508688338778898	13.646986468158374	807946
807947	EDA	power-aware ram mapping for fpga embedded memory blocks	2006	-2.4245513401037573	13.399388326919944	807974
807979	PL	caching for parallel linear genetic programming	2011	0.07392704897194477	11.97231807890823	808006
807993	EDA	experiences using the xilinx microblaze softcore processor and uclinux in computer engineering capstone senior design projects	2007	-1.6935753740174062	11.832642227343745	808020
808022	HPC	memory based computing: reshaping the fine-grained logic in a reconfigurable framework (abstract only)	2011	-2.7801181227508747	13.798990774897748	808049
808100	Arch	scalable cache miss handling for high memory-level parallelism	2006	-0.05413054374508131	13.868881542906307	808127
808110	EDA	low power and cost effective scaling engine with locking frame rate for display controllers	2011	-1.9913502381717736	14.258784917311651	808137
808118	Arch	accelerating spice model-evaluation using fpgas	2009	-1.1257448121965912	11.67302963524068	808145
808156	Arch	using lsi processor bit-slices to build a pdp-11: a case study in microcomputer design	1977	-2.21893898185614	12.326462747079669	808183
808289	HPC	a mixed-signal behavioral level implementation of 1000base-x physical layer for gigabit ethernet	1999	-2.9678317246339034	13.332300757054446	808316
808382	EDA	migrating an os scheduler into tightly coupled fpga logic to increase attacker workload	2013	-0.03158565446955748	13.065009395896768	808409
808419	EDA	system-level energy modeling for heterogeneous reconfigurable chip multiprocessors	2006	-2.336799541096056	13.261569267091879	808446
808751	Arch	function-level processor (flp): a novel processor class for efficient processing of streaming applications	2016	-1.9244106554546236	13.717049671360273	808778
808793	EDA	evaluating reliability improvements of fault tolerant vlsi processor arrays	1992	-2.745980562885055	12.388212276820855	808820
808954	Arch	towards scalable i/o on a many-core architecture	2010	-0.8872652965895302	13.019260226078767	808981
809131	Arch	poster: revisiting virtual channel memory for performance and fairness on multi-core architecture	2011	0.4448661759340911	14.70839319702976	809158
809231	EDA	depth-driven verification of simultaneous interfaces	2006	-2.6348108927844582	12.073454847981568	809258
809269	EDA	fault avoidance in medium-grain reconfigurable hardware architectures	2009	-1.885741608985693	13.331289250689695	809296
809321	Arch	adaptive in-cache streaming for efficient data management	2017	0.3805950854540086	14.010810658345887	809348
809437	Embedded	hierarchical task scheduler for interleaving subtasks on heterogeneous multiprocessor platforms	2005	-1.266588718950198	13.281332605699632	809464
809452	EDA	prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform	2009	-1.317968233594809	12.545646281852145	809479
809609	Arch	an integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors	2006	-0.06680861317361385	13.472698517361556	809636
809926	EDA	practical models for energy-efficient prefetching in mobile embedded systems	2013	-0.5412815760316927	14.759021848442226	809953
809991	HPC	sparse matrix multiplication on cam based accelerator	2017	-0.9205164583725868	11.57771150358852	810018
810077	Embedded	analysis of the use of declarative languages for enhanced embedded system software development	2007	-1.1391566631507244	12.217223228900222	810104
810148	HPC	analysis of the execution of a next generation application on superscalar and grid processors	2004	0.41199584949148177	11.906133719426588	810175
810194	HPC	dynamic power scheduling for vm-based multi-core systems	2012	0.02897689535470065	15.005205538775673	810221
810225	EDA	earp-1 - an evolvable analog research platform	2005	-2.906789314347208	11.655161839938774	810252
810292	Arch	energy-efficient hardware prefetching for cmps using heterogeneous interconnects	2010	-0.8296504868058705	14.865059928730535	810319
810333	Networks	cosy communication ip's	2000	-2.1908511390730925	12.026174220653331	810360
810436	EDA	run-time hw/sw codesign for discrete event systems using dynamically reconfigurable architectures	2000	-1.8990544304335413	12.856435947743009	810463
810519	Arch	improving operational intensity in data bound markov chain monte carlo	2017	0.16545192057554567	12.055124530317944	810546
810585	EDA	dynamic and partial reconfiguration of zynq 7000 under linux	2013	-1.4126542347023685	12.871749469550565	810612
810597	Arch	reconfigurable branch processing strategy in super-scalar microprocessors	1993	0.14301823754008108	12.57828597878164	810624
810686	Embedded	requirements on the execution of kahn process networks	2003	0.08867097920628815	11.363448329640427	810713
810739	EDA	thermal management in 3d networks-on-chip using dynamic link sharing	2017	-2.6001276713582073	15.09085178263082	810766
810816	HPC	macroservers: an object-based programming and execution model for processor-in-memory arrays	2000	-0.5964690304917037	12.67052073438033	810843
810861	EDA	design & verification of automotive soc firmware	2015	-2.935129903207386	12.198963380307895	810888
810863	EDA	pipelined memory controllers for dsp real-time applications handling unpredictable data accesses	2005	-0.5886829082609621	13.463037330877318	810890
811174	DB	a systematic approach to profiling for hardware/software partitioning	2005	-1.4283375426061493	12.611307286530248	811201
811630	Embedded	comparison of time and energy oriented scheduling for task-based programs	2017	-0.2275745449590798	15.014953734019318	811657
811716	EDA	measuring and modeling the power consumption of energy-efficient fpga coprocessors for gemm and fft	2016	-0.8810250832651616	13.420906088739727	811743
811878	Robotics	intelligent video co-processor for embedded dvr soc	2012	-1.9814413230984933	12.503783084488823	811905
812054	Arch	thread-level synthetic benchmarks for multicore systems	2015	0.3468122230422219	12.424353352594778	812081
812119	HPC	a practical openmp implementation of bit-reversal for fast fourier transform	2009	-0.02689301266936633	11.285282185636392	812146
812260	EDA	wifi-based power aware pervasive device	2008	-2.3136412981547334	12.941687766445654	812287
812377	HPC	a seamless virtualization approach for transparent dynamical function mapping targeting heterogeneous and reconfigurable systems	2009	0.2752440654706577	12.769570692647614	812404
812423	EDA	a systemc content addressable memory power estimation tool for early design verification	2010	-2.9871323896572863	13.311374408575098	812450
812523	Arch	a vectorized scan-line z-buffer rendering algorithm	1987	-0.3246091783600889	12.151715147118388	812550
812679	Arch	the roadrunner project and the importance of energy efficiency on the road to exascale computing	2009	0.1483405257141683	13.004369426651035	812706
812972	EDA	rapid energy estimation for hardware-software codesign using fpgas	2006	-1.92720963549826	13.575094574820351	812999
813091	EDA	link-time optimization of arm binaries	2004	-0.4381783595309751	13.111929686313053	813118
813151	EDA	composable dynamic voltage and frequency scaling and power management for dataflow applications	2010	-0.3632424294625078	14.269962475805428	813178
813165	EDA	hide+: a logic based hardware development environment	2008	-2.328897340717041	11.847897003122606	813192
813228	HPC	a method for accurate high-level performance evaluation of mpsoc architectures using fine-grained generated traces	2010	-1.4530606261143686	13.178398805879715	813255
813489	Arch	the quest for energy-efficient i$ design in ultra-low-power clustered many-cores	2018	-0.5298427445916265	13.851447779153476	813516
813636	HPC	design and evaluation of a massively parallel processor based on matrix architecture	2006	-2.850592242000195	13.587991214803429	813663
813833	Arch	accelerator codesign as non-linear optimization	2017	-0.14264118019815267	12.248960761264625	813860
813871	EDA	an asynchronous noc router in a 14nm finfet library: comparison to an industrial synchronous counterpart	2017	-2.3958084380535576	15.112263922168285	813898
813916	EDA	designing highly parameterized hardware using xhdl	2008	-2.493212914755328	11.699638056594605	813943
814275	HPC	automatic performance tuning for fast fourier transforms	2004	-0.22099668632695685	11.545048223746841	814302
814716	EDA	a unified architecture for adaptive compression of data and code on embedded systems	2005	-1.0284976186293484	13.599158990167865	814743
814797	EDA	design of a rs485-to-1553b bus bridge	2013	-2.7874550222734227	12.192697327805345	814824
814845	EDA	system-level power optimization of special purpose applications: the beach solution	1997	-2.725170259734937	13.421572122558167	814872
814970	Arch	design space exploration of media processors: a parameterized scheduler	2007	-0.8631658980884525	13.204017173107355	814997
814973	HPC	program-driven fine-grained power management for the reconfigurable mesh	2009	-1.7302205524188052	12.946338069392274	815000
815077	EDA	reducing cache misses by application-specific re-configurable indexing	2004	-1.092548378723275	13.906077980805724	815104
815114	EDA	evaluation of hybrid run-time power models for the arm big.little architecture	2015	-1.0362515274372992	13.320158824740444	815141
815130	EDA	a hybrid energy-estimation technique for extensible processors	2004	-2.163455676106346	13.468513845671994	815157
815385	EDA	floating point acceleration for stream processing applications in dynamically reconfigurable processors	2015	-0.7344180969973034	12.973917501762488	815412
815534	EDA	multi-level energy/power-aware design methodology for mpsoc	2017	-1.8585064493277244	13.700979566262665	815561
815688	EDA	chordal rings as fault-tolerant loops	1992	-2.697252341133644	15.06937892778593	815715
815812	EDA	multicore signal processing platform with heterogeneous configurable hardware accelerators	2014	-1.8556978723409765	12.91865764285184	815839
816068	Arch	a study of scalar compilation techniques for pipelined supercomputers	1987	0.10143408680258396	12.451968185765171	816095
816254	Arch	an associative processor architecture for air traffic control	1974	-0.6329478474338943	11.790138701087766	816281
816446	Arch	correlated load-address predictors	1999	0.3568157337124213	14.442046082376065	816473
816523	Arch	on pipelining dynamic instruction scheduling logic	2000	0.4111044047446856	14.304248388157562	816550
816566	Embedded	streamorph: a case for synthesizing energy-efficient adaptive programs using high-level abstractions	2013	-0.3085922771701757	14.06811808068542	816593
816716	Arch	mu6v: a parallel vector processing system	1985	0.4983007467682838	11.786547676427507	816743
817017	EDA	new synthesis approach of hierarchical benchmarks for hardware prototyping	2013	-3.0316283294681443	11.896805480731453	817044
817026	Arch	homogeneous stream processors with embedded special function units for high-utilization programmable shaders	2012	-1.6183465244308564	12.77557016654202	817053
817561	HPC	a scalable massively parallel processor for real-time image processing	2010	-2.8820759009088555	13.676898894300964	817588
817691	EDA	an open and reconfigurable platform for 4g telecommunication: concepts and application	2009	-2.147295512994734	13.081093179261153	817718
817942	HPC	from dynamic reconfiguration to self-reconfiguration: invasive algorithms and architectures	2009	-2.3773227589370682	13.193487800978206	817969
817944	EDA	a hyperscalar dual-core architecture for embedded systems	2013	-0.8058370963958892	13.764558833544172	817971
817970	Arch	thermal characterization of cloud workloads on a power-efficient server-on-chip	2012	-1.9283278822652548	14.598646046219935	817997
818034	Arch	opensoc fabric: on-chip network generator: using chisel to generate a parameterizable on-chip interconnect fabric	2014	-1.3536949010635548	12.640436293865587	818061
818213	HPC	live-cache: exploiting data redundancy to reduce leakage energy in a cache subsystem	2003	-1.1028408176331663	15.080276585830017	818240
818479	SE	testing and diagnostics of simd arrays	1997	-2.7299632011988777	11.875738565606037	818506
818600	Embedded	multi-criteria compiler-based optimization of hard real-time systems	2018	0.3802389358532142	15.094519379369085	818627
818621	Arch	instruction set customization of application specific processors for network processing: a case study	2005	-2.0234208985747757	12.56668851111573	818648
818663	Arch	the hardware architecture of the crisp microprocessor	1987	-2.6773710608396217	12.412489533314742	818690
818682	EDA	nvhdl: a hardware design language for modeling discrete and analog design and simulation of mixed-signal electronic systems (tutorial abstract)	2002	-3.0802987183787094	11.49754122453563	818709
818821	EDA	exploitation of dynamic and partial hardware reconfiguration for on-line power/performance optimization	2008	-1.7945420617165968	13.227372754232626	818848
818954	HPC	accelerating single iteration performance of cuda-based 3d reaction–diffusion simulations	2013	0.12439619655208628	11.534847563839884	818981
819272	Arch	automatic soft cgra overlay customization for high-productivity nested loop acceleration on fpgas	2015	-0.9484446238364912	13.341629685574864	819299
819453	Arch	hardware acceleration in the ibm poweren processor: architecture and performance	2012	-0.1571851108874239	12.900755556866837	819480
819592	OS	pd-l2ork raspberry pi toolkit as a comprehensive arduino alternative in k-12 and production scenarios	2014	-2.953789933560993	11.704732360249446	819619
819637	Embedded	nvidia's tegra k1 system-on-chip	2014	-1.4293811770382312	11.51777264905864	819664
819691	Robotics	modeling of flocking behaviour system in systemc	2010	-2.532473404277237	11.629180680666542	819718
819737	EDA	configurable fpga architecture for hardware-software merge sorting	2016	-1.2894207052764723	13.030728359050649	819764
819738	EDA	systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip	2014	-3.014098224969491	15.092021002064609	819765
819783	EDA	energy efficient mapping on manycore with dynamic and partial reconfiguration: application to a smart camera	2018	-1.5072894234233791	11.480100649816682	819810
819808	Embedded	a real-time power analysis platform for power-aware embedded system development	2011	-2.400939298586561	13.679323845910986	819835
819912	EDA	parameter optimization tool for enhancing on-chip network performance	2002	-2.091310613900022	14.681963907554323	819939
819978	EDA	complexities in dsp software compilation: performance, code size power, retargetability	1998	-1.3117867887151615	12.880117222296006	820005
820022	HPC	optimization of fast fourier transforms on the blue gene/l supercomputer	2008	0.0903559633702935	11.472927475769215	820049
820086	HPC	accelerator for sparse machine learning	2018	-0.4663578330312696	11.52351374790998	820113
820384	HPC	special issue on parallel and distributed computing	2001	-0.7339124433115753	12.633197049002144	820411
820511	EDA	protocol selection and interface generation for hw-sw codesign	1997	-2.031183983466715	12.576818367828087	820538
820531	Arch	a pipelining loop optimization method for dataflow architecture	2017	0.39890129620502	13.092713858085306	820558
820618	EDA	power aware h.264/avc video player on pac dual-core soc platform	2006	-1.2918256360549598	14.37679643350615	820645
820898	Logic	odin ii: an open-source verilog hdl synthesis tool for fpga cad flows (abstract only)	2010	-2.343902654051357	11.412408464701835	820925
821020	Arch	tuning hardware and software for multiprocessors	2012	-0.29087737625945026	12.59178132250746	821047
821170	EDA	runtime reconfigurable interfaces: the rtr-ifb approach	2006	-1.8143635469577948	12.912512870253074	821197
821313	EDA	resp: a nonintrusive transaction-level reflective mpsoc simulation platform for design space exploration	2009	-0.9864780078093548	12.43055211917079	821340
821481	EDA	fast fpga-emulation-based simulation environment for custom processors	2006	-2.2238823074286556	12.039383258765913	821508
821573	Arch	parallel gpu architecture simulation framework exploiting work allocation unit parallelism	2013	-0.3389686748477877	12.338932621347366	821600
821715	HPC	investigation into scaling i/o bound streaming applications productively with an all-fpga cluster	2012	0.28723085941840404	11.973844739317968	821742
821986	EDA	on exploiting energy-aware scheduling algorithms for mde-based design space exploration of mp2soc	2016	-1.7936790750349407	13.708287276888392	822013
822001	Arch	hardware/software co-design of a fuzzy risc processor	1998	-2.0926249776606225	12.14514646138502	822028
822017	Arch	multimedia ip architecture trends in the mobile multimedia consumer device	2010	-2.1545615745429534	13.045420267628266	822044
822057	Arch	ultra compact, quadratic power proxies for multi-core processors	2013	-0.575373403114121	14.48250492874575	822084
822141	Arch	high performance dense linear algebra on a spatially distributed processor	2008	-0.2336924598051775	11.950280559673828	822168
822229	Embedded	optimizing performance of l1 cache memory for embedded systems driven by differential evolution	2015	-1.4965832417352434	13.978411173631322	822256
822259	EDA	a design tool for efficient mapping of multimedia applications onto heterogeneous platforms	2011	-1.9625681734507885	12.182579071170395	822286
822291	EDA	co-designed systems for deep learning hardware accelerators	2018	-0.06950550590988064	11.901411261444215	822318
822329	Embedded	a cellular automata system with fpga	2001	-1.4067826806911574	11.367026955023386	822356
822404	EDA	application-aware topology reconfiguration for on-chip networks	2011	-2.1646790337612885	14.65842648279886	822431
822455	HPC	an efficient hybrid dataflow architecture modle	1993	0.2718081532322279	12.983134976812902	822482
822524	HPC	is high-performance, reconfigurable computing the next supercomputing paradigm?	2006	0.1534976900170911	12.032885032547386	822551
822646	HCI	in-package domain-specific asics for intel® stratix® 10 fpgas: a case study of accelerating deep learning using tensortile asic	2018	-0.8157614967348024	12.120817021327019	822673
822653	EDA	automatically mapping applications to a self-reconfiguring platform	2009	-2.1454353771845183	12.99102419279645	822680
822756	EDA	polyhedral model based data locality optimization for embedded applications	2010	-0.5813885339811348	12.968286050589096	822783
823002	Arch	f1/2: a parameter to characterize memory and communication bottlenecks	1989	-1.1276393174437611	11.788267890434016	823029
823259	EDA	phase distance mapping: a phase-based cache tuning methodology for embedded systems	2014	-1.4767901227393394	13.774154628489232	823286
823332	HPC	configuration cache management for coarse-grained reconfigurable architecture with multi-array	2012	-1.3053321980157069	14.11408881228543	823359
823397	HPC	hardware-assisted thread and data mapping in hierarchical multicore architectures	2016	0.33279520921018313	14.182446194693732	823424
823488	EDA	nocgen:a template based reuse methodology for networks on chip architecture	2004	-2.566151919932418	14.981570808319809	823515
823509	Embedded	a lightweight infrastructure for the dynamic creation and configuration of virtual platforms	2015	-1.77904294091612	12.096213127774966	823536
823519	EDA	automatic test wrapper synthesis for a wireless ate platform	2010	-3.0831389680485657	11.412551737966538	823546
823575	Arch	a quantitative analysis of reconfigurable coprocessors for multimedia applications	1998	-1.3518959022225363	12.774239100917717	823602
823662	Arch	register file port requirements of transport triggered architectures	1994	-0.3570865677023569	14.209032945050113	823689
823681	EDA	moca: an inter/intra-chip optical network for memory	2017	-2.2696653383053405	15.003965298453965	823708
823724	HPC	data locality and parallelism optimization using a constraint-based approach	2011	0.3540772903496203	12.358199405226385	823751
823759	EDA	embedded processor optimised for vascular pattern recognition	2013	-1.3395209149718057	11.76241936496914	823786
823868	Arch	optimizing the fast fourier transform on a multi-core architecture	2007	0.07446247148401385	12.146362986797552	823895
824005	EDA	on the automatic synthesis of parallel sw from rtl models of hardware ips	2012	-2.0584922544877235	12.73231594767671	824032
824281	EDA	hdtlib: an efficient implementation of systemc data types for fast simulation at different abstraction levels	2012	-1.7175773758191637	12.22209961753249	824308
824360	Arch	the design of a specialised processor for the simulation of sintering	1996	-2.4244410900599314	11.979245620982418	824387
824606	EDA	region-based dual bank register allocation for reduced instruction encoding architectures	2017	-0.3606678217997892	14.129426883739807	824633
824971	Arch	computational co-design of a multiscale plasma application: a process and initial results	2014	0.4869078567731788	11.771835452522874	824998
825152	EDA	accelerating dsp applications on a mixed granularity platform with a new reconfigurable coarse-grain data-path	2004	-1.3697914547069212	12.776781861123792	825179
825164	Arch	replacing associative load queues: a timing-centric approach	2009	0.0748025350716521	14.570299004055732	825191
825170	Robotics	architecture of an adaptive test system built on fpgas	2011	-2.8761615080790404	11.833368122412686	825197
825276	Arch	instruction fetch energy reduction with biased srams	2018	-1.120726809885921	14.796745715963025	825303
825711	EDA	portable pipeline synthesis for fccms	1996	-1.4370633224069205	11.736426799508493	825738
825804	EDA	an optimization of simulation time in the hardware accelerated vlsi simulator	1999	-2.751612862729413	11.860954444265767	825831
825828	Arch	a performance model for accelerating scientific applications on reconfigurable computers	2006	-0.1315121015817171	11.96730362036778	825855
825894	EDA	fault tolerant network on chip switching with graceful performance degradation	2010	-2.912618388968622	15.085444019882436	825921
826046	EDA	a cycle-accurate simulator for a reconfigurable multi-media system	2010	-2.1015739670465408	12.91677778872417	826073
826188	OS	leveraging core specialization via os scheduling to improve performance on asymmetric multicore systems	2012	0.4688164773860961	13.923495772952945	826215
826282	Arch	integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bit instructions	2010	-1.3480714335513804	13.202949792624235	826309
826294	EDA	force-directed scheduling for data flow graph mapping on coarse-grained reconfigurable architectures	2014	-0.8579039239170407	13.419811970584409	826321
826573	HPC	dynamic partial reconfiguration in space applications	2009	-3.283595885927733	13.271413367929144	826600
826602	Arch	designing the powerpc 60x bus	1994	-2.0313057157228758	12.49757236541107	826629
826644	EDA	system-level simulation acceleration for architectural performance analysis using hybrid virtual platform system	2012	-1.9896665091742376	12.985525620028904	826671
826645	EDA	automatic layout generator for embedded fpga cores	2011	-2.7376110444077826	12.643103651839251	826672
826731	Arch	usha: unified software and hardware architecture for video decoding	2011	-1.2276480848541829	13.23731448270288	826758
826780	EDA	hardware based frequency/voltage control of voltage frequency island systems	2006	-2.1891974991544223	14.759210573507275	826807
826789	Arch	a technique for high bandwidth and deterministic low latency load/store accesses to multiple cache banks	2000	0.10430619552357794	14.8723167044033	826816
826911	EDA	facet: fast and accurate power/energy estimation tool for cpu-gpu platforms at architectural-level	2015	-1.5949586974493746	13.385479729048438	826938
827075	EDA	mapping imperfect loops to coarse-grained reconfigurable architectures	2016	-0.05140307794199064	12.57776026671034	827102
827090	HPC	enhancing the performance of process level redundancy with coprocessors in symmetric multiprocessors	2018	-0.6833729639900608	13.478387194220668	827117
827337	HPC	a tunable communications library for data injection	2002	-1.6692371985003511	12.579816181047864	827364
827364	HPC	the spin-wave nanoscale reconfigurable mesh and the labeling problem	2007	-3.2856475854233684	14.44710921621815	827391
827402	SE	swarm verification techniques	2011	0.413639023296276	12.18433427864476	827429
827500	EDA	custom-sized caches in application-specific memory hierarchies	2015	-0.9860397087344488	13.416402232157381	827527
827510	EDA	system on chip fpga designs of a parameterized particle image velocimetry algorithm	2006	-2.658265355912828	11.665672507791689	827537
827523	Arch	on the scheduling algorithm of the dynamically trace scheduled vliw architecture	2000	0.003362378656940725	13.457040834165726	827550
827735	Arch	mirage cores: the illusion of many out-of-order cores using in-order hardware	2017	0.22679074142218944	14.391932636186578	827762
827824	EDA	energy efficient stencil computations on the low-power manycore mppa-256 processor	2018	0.028468739885875317	12.77053910525975	827851
828063	Arch	mindeg: a performance-guided replacement policy for run-time reconfigurable accelerators	2009	-0.6731379860117706	14.107836639260473	828090
828064	EDA	realistic performance-constrained pipelining in high-level synthesis	2011	-2.448901991878431	11.97572345846376	828091
828080	Arch	challenges in mapping graph exploration algorithms on advanced multi-core processors	2007	-0.05921111340771532	12.148516788925393	828107
828170	EDA	instruction cache tuning for embedded multitasking applications	2009	-0.8457246298636816	13.994156956966384	828197
828187	EDA	a platform-based design framework for joint sw/hw multiprocessor systems design	2009	-1.7153051589525865	12.628951960756993	828214
828237	Arch	distributed modulo scheduling	1999	-0.6538160546254861	13.36343357154063	828264
828300	EDA	object placement for fully associative cache	2008	0.09768540835065163	13.73287175013138	828327
828336	Robotics	ibm power6 reliability	2007	-3.1922706295037764	13.688403388849714	828363
828524	EDA	application of deterministic and stochastic petri-nets for performance modeling of noc architectures	2007	-1.8545006131748882	14.254810168198741	828551
828673	Arch	implementing an api for distributed adaptive computing systems	1999	-1.097872468773729	12.869635999429311	828700
828807	AI	local correction of helix(k) lists	1989	-3.1949907436690363	15.112851834423426	828834
828862	HPC	blond++: performance analysis and optimizations for enabling complex, accurate and fast beam dynamics studies	2018	0.4247423689997096	11.995865857727912	828889
828864	EDA	systemc-based design methodology for reconfigurable system-on-chip	2005	-2.4749870261861457	12.537432170873007	828891
829038	Arch	the mondrian data engine	2017	0.4167994894804871	13.988199541138822	829065
829060	HPC	optimization of parallel task execution on the adaptive reconfigurable group organized computing system	2000	-1.1856583913879737	12.595198678481117	829087
829168	Arch	energysmart: toward energy-efficient manycores for near-threshold computing	2013	-1.4775485133241926	14.844067258283868	829195
829208	Arch	energy-efficient and high-performance instruction fetch using a block-aware isa	2005	-0.6377856060277849	14.513148195286126	829235
829282	HPC	quick matrix multiplication on clusters of workstations	2004	0.25181398181459724	11.33763945858648	829309
829337	Arch	cltorch: a hardware-agnostic backend for the torch deep neural network library, based on opencl	2016	0.47838337636504	11.542116430876696	829364
829448	EDA	fine grain partial reconfiguration for energy saving in dynamically reconfigurable processors	2009	-1.1908469136362891	13.999340146310878	829475
829653	Mobile	embedded web server on nios ii embedded fpga platform	2009	-1.6584209795687572	12.42668105977431	829680
829759	Robotics	a vliw architecture simulator innovative approach for hw-sw co-design	2000	-1.62781568347391	12.481736966980874	829786
829928	EDA	estimating architectural resources and performance for high-level synthesis applications	1993	-2.6599567264697126	12.158876939835782	829955
830118	Embedded	high level synthesis methodology from c to fpga used for a network protocol communication	2004	-2.0908432610571697	11.969346367922508	830145
830128	Arch	architecture/compiler synergism in gaas computer systems	1987	-3.1082334621157783	12.887602850274176	830155
830140	HPC	power optimization and service level agreement trade-off in specjbb2015	2016	-0.33280133546934376	14.855726241520195	830167
830320	Arch	the vega moderately parallel mimd, moderately parallel simd, architectures for high performance array signal processing	1998	-0.7167093284838898	11.718774134461885	830347
830327	EDA	standard cell-based low power embedded controller design	2015	-2.618038876504972	13.282135474831874	830354
830508	EDA	integration of sdl and vhdl for hw/sw codesign of communication systems	1997	-2.4119319943053443	11.699503210004272	830535
830720	Arch	lifetime-sensitive modulo scheduling in a production environment	2001	-0.7092587368994356	12.733758075408154	830747
830937	EDA	a game-theoretic approach for run-time distributed optimization on mp-soc	2008	-1.0844180326310078	15.032681674527652	830964
831027	Logic	formal verification of fpga cores	1999	-3.116128466922873	11.389290854319643	831054
831048	EDA	a unified gdb-based source-transaction level sw/hw co-debugging	2016	-2.126840629504315	11.991280263633218	831075
831146	PL	constraint-based register allocation and instruction scheduling	2012	-0.31241906150329496	12.426813636395067	831173
831190	HPC	slaac: a distributed architecture for adaptive computing	1998	-0.5428711534619097	12.409615757951267	831217
831221	Metrics	managing energy-performance tradeoffs for multithreaded applications on multiprocessor architectures	2007	0.48636868753831497	14.168029004758775	831248
831318	Arch	sapa: self-aware polymorphic architecture	2018	-0.02606426933245785	13.425793682797096	831345
831344	Logic	maia: a framework for networks on chip generation and verification	2005	-2.749114097711667	13.056104755995994	831371
831370	EDA	customization of a cisc processor core for low-power applications	1999	-2.3239301311802203	13.375987152502027	831397
831618	Arch	system level methodology for programming cmp based multi-threaded network processor architectures	2005	-0.7215158269046928	13.698551768499255	831645
831683	EDA	a study on the cache miss rate in a genetic algorithm implementation	2009	-1.6577647857743063	12.785536248640618	831710
831827	HPC	algorithm/architecture co-exploration of visual computing on emergent platforms: overview and future prospects	2009	-1.6103258339937054	12.946361055514881	831854
832038	Robotics	a dynamic partial reconfigurable system with combined task allocation method to improve the reliability of fpga	2018	-3.2438759823438943	14.251528156153386	832065
832151	EDA	a modular multicore architecture in fpgas for embedded critical applications	2015	-1.801712181984732	12.334774295754395	832178
832219	EDA	multi-threaded collision-aware global routing with bounded-length maze routing	2010	-1.979665236362421	14.169375944824035	832246
832247	Arch	the instruction parsing microarchitecture of the cvax microprocessor	1987	-1.705206524633199	12.469372836544087	832274
832474	Arch	instruction set design and optimizations for address computation in dsp architectures	1996	0.08510842387077316	12.318397067006414	832501
832573	Arch	hmo, a hardware microcode optimizer	1974	-0.9129309331796016	12.147916394645867	832600
832879	EDA	a framework for high level simulation and optimization of coarse-grained reconfigurable architectures	2017	-1.586721603604001	12.928785733306615	832906
832895	Arch	own: optical and wireless network-on-chip for kilo-core architectures	2015	-2.6590867219927206	15.117773528482905	832922
832939	EDA	hls design flow for the synthesis of multimode systems under multiple constraints	2007	-2.304425300755092	13.421124960992362	832966
833036	EDA	work-in-progress: balanced cache bypassing for critical warp reduction	2017	0.5013170582582788	14.261903496610847	833063
833227	EDA	advances and trends in fpga design	2004	-2.9809194118275366	12.72448449990596	833254
833301	EDA	energy-efficient instruction set synthesis for application-specific processors	2003	-1.5900358540928743	13.814491782882591	833328
833385	HPC	a scalable framework for online power modelling of high-performance computing nodes in production	2018	-0.8918293289594048	14.479290158832347	833412
833396	Arch	the memory system of a high-performance personal computer	1981	0.2272445731386485	14.192184982042694	833423
833812	EDA	system-level performance estimation for application-specific mpsoc interconnect synthesis	2008	-1.858921891285736	13.145109023613465	833839
833833	Arch	cameron: high level language compilation for reconfigurable systems	1999	-0.8324224937836677	11.676476854977393	833860
833929	EDA	joint communication scheduling and interconnect synthesis for fpga-based many-core systems	2014	-1.362668615153439	13.734897546212474	833956
833954	Arch	on reducing energy-consumption by late-inserting instructions into the issue queue	2007	0.2292032134691496	14.346902919390367	833981
833994	Arch	6800 coprocessor for a 6502 bus	1986	-1.8824710197640364	11.311726428636645	834021
834086	EDA	a methodology for power-aware pipelining via high-level performance model evaluations	2009	-0.9733103979683772	13.550694669823699	834113
834109	EDA	compilation of stream programs for multicore processors that incorporate scratchpad memories	2010	-0.7456107604856752	13.49600651362932	834136
834237	Vision	highly scalable parallel parametrizable architecture of the motion estimator	1997	-2.055440875343588	12.245325100252488	834264
834275	Arch	llva: a low-level virtual instruction set architecture	2003	-0.3515046240447294	12.048889162968607	834302
834278	EDA	vlsi oriented asynchronous architecture	1986	-2.4498983038989	12.11445720620889	834305
834360	EDA	modulo scheduling of symbolically tiled loops for tightly coupled processor arrays	2016	0.154360669701224	11.92748056173656	834387
834495	DB	efficient data placement for improving data access performance on domain-wall memory	2016	-0.5444999867106326	14.596540769019706	834522
834551	Embedded	trends in design and implementation of signal processing systems [in the spotlight]	2011	-1.86823947267821	12.364463038037215	834578
834615	EDA	integrated partitioning and scheduling for hardware/software co-design	1998	-1.4559570440009988	13.380057738009056	834642
834699	Arch	charge-coupled devices for memory applications	1975	-3.301078681206429	12.631019178575627	834726
834757	Arch	efficient sorting on the tilera manycore architecture	2012	0.013492356868029312	12.640043695846732	834784
834828	Mobile	compression of short text on embedded systems	2006	-1.3879467000144246	13.644590067041689	834855
834959	EDA	a power-efficient fpga accelerator: systolic array with cache-coherent interface for pair-hmm algorithm	2016	-0.9599658432977888	12.783588668364557	834986
835090	EDA	phase-coupled mapping of data flow graphs to irregular data paths	1999	-0.8798467612325175	12.308500972560527	835117
835174	EDA	extending sti for demanding hard-real-time systems	2003	-1.0702467185798883	13.13415032059136	835201
835224	Arch	a non-stop double buffering mechanism for dataflow architecture	2017	0.017833486842169826	13.765974961417768	835251
835333	Arch	scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip	2005	-2.7627068049030505	14.816930823403185	835360
835482	Arch	efficient hardware-based nonintrusive dynamic application profiling	2011	-0.6007492570572551	13.4912615236413	835509
835519	HPC	parallel sparse matrix solution for circuit simulation on fpgas	2015	-1.363862238418173	11.541292612367073	835546
835591	HPC	the von neumann syndrome and the cs education dilemma	2008	-2.9233974653780783	13.10295816296345	835618
835609	Arch	an efficient indirect branch predictor	2001	-0.010949600141833285	14.162178202315367	835636
835674	EDA	run-time resource allocation for embedded multiprocessor system-on-chip using tree-based design space exploration	2017	-0.7687821084787528	14.489736315786985	835701
835729	HPC	analysis of a computational biology simulation technique on emerging processing architectures	2007	0.306281921552342	11.85519181687559	835756
835771	EDA	interconnect compression and its benefits for multi-core systems	2012	-1.1960456171536298	14.15913092375319	835798
835887	Arch	an extended addressing mode for low power	1997	-1.031395484503492	14.658413746009856	835914
835906	EDA	parallel synthesis of large combinational circuits for fpgas	1997	-3.2675482352794045	11.68944296830894	835933
835920	EDA	drc2: dynamically reconfigurable computing circuit based on memory architecture	2016	-1.8669638665933552	13.875608550183065	835947
835963	EDA	energy-efficient scheduling on heterogeneous multi-core architectures	2012	-0.17728882110249086	14.349460444896298	835990
836022	Metrics	scheduling of dsp data flow graphs onto multiprocessors for maximum throughput	1999	-1.7605270554991153	11.311164684736893	836049
836314	EDA	micropreemption synthesis: an enabling mechanism for multitask vlsi systems	2006	-0.6827463447912906	13.903054879725206	836341
836615	Embedded	cm_isa++: an instruction set for dynamic task scheduling units for more than 1000 cores	2014	0.1943103080895832	13.620551658448903	836642
836790	HPC	high-level gpu multi-purpose profiler	2013	0.20596057032516213	12.366177220121706	836817
837113	Arch	power balanced pipelines	2012	-1.2661862010491722	14.919945017252484	837140
837120	EDA	memory partitioning and scheduling co-optimization in behavioral synthesis	2012	-0.6511331980080527	13.801651583754392	837147
837406	Embedded	designing end-to-end resource reservations in predictable distributed embedded systems	2017	-1.5984547085874177	14.282213739392777	837433
837407	EDA	very wide register: an asymmetric register file organization for low power embedded processors	2007	-2.352136133346576	13.739676244217597	837434
837724	EDA	how riscy is dsp?	1992	-1.87162092121836	11.980259808381355	837751
837876	Embedded	design exploration for fpga-based multiprocessor architecture: jpeg encoding case study	2009	-1.7257484320576997	12.781644122994848	837903
837904	EDA	a scalable design approach to efficiently map applications on cgras	2016	-1.2246287949933137	13.541383387684213	837931
838079	EDA	fast and accurate branch predictor simulation	2015	-0.7969394095008019	12.927595685525832	838106
838139	EDA	microprocessor power analysis by labeled simulation	2001	-2.75132117698852	12.500654049404115	838166
838219	HPC	distributed reorder buffer schemes for low power	2003	-0.2918703874852134	14.613202639190092	838246
838348	Embedded	energy-efficient design of battery-powered embedded systems	2001	-1.8685653445612076	13.542753733579724	838375
838469	EDA	defragmentation algorithms for partially reconfigurable hardware	2005	-1.4169296160943112	13.601980941620715	838496
838493	HPC	parallel fft algorithms on network-on-chips	2008	-1.0045236679150982	12.014376963189989	838520
838626	HPC	leveraging on deep memory hierarchies to minimize energy consumption and data access latency on single-chip cloud computers	2017	-0.5232665860885737	14.37315147321099	838653
838651	HPC	optimized pipelined parallel merge sort on the cell be	2008	-0.9702369547122206	14.057579889581705	838678
838810	EDA	microarchitectural design space exploration made fast	2013	-0.7532459848018882	13.225679414165898	838837
838944	EDA	an fpga-based accelerator for neighborhood-based collaborative filtering recommendation algorithms	2015	0.04880800703338115	12.276659193227944	838971
839029	DB	faster radix sort via virtual memory and write-combining	2010	-0.2795718526041979	11.405444282025336	839056
839110	HPC	poster reception - performance evaluation of gpus using the rapidmind development platform	2006	0.04114809768859995	11.487424248137806	839137
839191	EDA	dynamic binary translation to a reconfigurable target for on-the-fly acceleration	2011	-0.1818558378702355	12.370113710534651	839218
839236	Arch	the design and implementation of the mc68851 paged memory management unit	1986	-0.10659808313611822	13.5020995341832	839263
839264	Arch	combined circuit and architectural level variable supply-voltage scaling for low power	2005	-0.8307118337531075	14.83798979503613	839291
839283	Arch	fault tolerant computing for stream dsp applications using gals multi-core processors	2011	-0.7563464956965924	14.488076411073928	839310
839488	Arch	evaluation of the field-programmable cache: performance and energy consumption	2006	-0.7423429784338571	14.75592122300524	839515
839572	EDA	breakpoints and breakpoint detection in source-level emulation	1996	-2.7884560768731097	11.351755907323644	839599
839613	HPC	alea: fine-grain energy profiling with basic block sampling	2015	-0.36050686192515424	14.365757303933256	839640
839765	HPC	a scheme for data compression in supercomputers	1988	-1.0621639511377643	12.646096245310328	839792
839923	EDA	a tool for the automatic tlm-to-rtl conversion of embedded systems requirements for a seamless verification flow	2014	-2.669032790016514	11.384962912059107	839950
839926	Embedded	embedded operating system energy analysis and macro-modeling	2002	-1.6647927235518338	13.719728127993386	839953
840135	Arch	virtualsoc: a full-system simulation environment for massively parallel heterogeneous system-on-chip	2013	-0.7995092152919189	12.742598532532588	840162
840245	HPC	armv8 micro-architectural design space exploration for high performance computing using fractional factorial	2015	-0.3377952401612113	13.388608767220314	840272
840381	Embedded	multi-core control of the switched reluctance drive with high-performance timing analysis and optimal task deployment	2015	-2.2669719992956523	12.069420923197994	840408
840412	EDA	floorplanning driven network-on-chip synthesis for 3-d socs	2011	-2.9471117344497104	14.651393600251453	840439
840446	Arch	exploiting data forwarding to reduce the power budget of vliw embedded processors	2001	-0.13220508115850102	14.443198124440894	840473
840514	EDA	rams: a vhdl-ams code refactoring tool supporting high level analog synthesis	2005	-2.896068474689293	11.402339998580675	840541
840549	Arch	algorithms and data structures for compressed-memory machines	2001	-0.1509269759822037	13.547699217113363	840576
840664	EDA	models for bit-true simulation and high-level synthesis of dsp applications	1992	-2.5658103432761625	11.63273481567775	840691
840688	HPC	the racecar heuristic for automatic function specialization on multi-core heterogeneous systems	2012	0.011921113188410356	12.563462494738252	840715
840737	EDA	ipchinook: an integrated ip-based design framework for distributed embedded systems	1999	-2.1958114518732548	12.055953721186047	840764
841202	EDA	on reducing hidden redundant memory accesses for dsp applications	2011	-0.6931611133354504	13.282981158917586	841229
841256	EDA	std-tlb: a stt-ram-based dynamically-configurable translation lookaside buffer for gpu architectures	2014	-0.15576955240673876	14.475654056157794	841283
841699	PL	an opcode level energy consumption model for a java virtual machine	2004	0.4858615413201456	14.510409774373967	841726
841958	EDA	a study of fpga instance based plc architecture design and automatic generation algorithm of logic code	2018	-2.7359350336700867	11.981390177246025	841985
842218	EDA	towards network centric development of embedded systems	2010	-1.1526486418127166	12.637764268523815	842245
842369	HPC	architecture and performance of nec supercomputer sx system	1987	0.3517530261454487	11.315960326577333	842396
842414	EDA	practical solutions for counting scalars and dependences in atomium-a memory management system for multidimensional signal processing	1997	-1.1880379927334923	12.624180018827513	842441
842534	Metrics	dynamic trace analysis for analytic modeling of suberscalar performance	1994	0.4805589412818409	13.610115769535945	842561
842604	HCI	symbol: a major departure from classic software dominated von neumann computing systems	1971	-1.9422393284351964	11.388069172900398	842631
842746	Arch	victim retention for reducing cache misses in tiled chip multiprocessors	2014	0.4474361613334111	14.793253956961891	842773
842820	Embedded	dynamic partitioned cache memory for real-time mpsocs with mixed criticality	2016	0.4827405141101434	14.815249600746634	842847
842976	Arch	architectural considerations for application-specific counterflow pipelines	1999	-1.68972294852716	12.764515615705363	843003
843176	HPC	computing models for fpga-based accelerators	2008	0.2468914076384309	11.893994178507548	843203
843342	EDA	a hardware maze router with application to interactive rip-up and reroute	1986	-3.162883654380716	14.517254181316746	843369
843357	EDA	efficient execution of stream graphs on coarse-grained reconfigurable architectures	2017	-0.4324109867082328	12.580675986646506	843384
843628	Embedded	processor frequency selection for soc platforms for multimedia applications	2004	-1.151509783866672	14.441237466113492	843655
843711	Robotics	an fpga based prototyping platform for imager-on-chip applications	2004	-1.8081453204002376	11.649114675043908	843738
843765	HPC	maximizing throughput of overprovisioned hpc data centers under a strict power budget	2014	0.1006187108095586	14.443935400848124	843792
843825	Arch	an efficient hybrid ray tracing and rasterizer architecture for mobile gpu	2015	-1.0832518025550273	13.386606899441464	843852
843846	Embedded	a modulo scheduling algorithm for a coarse-grain reconfigurable array template	2007	-1.0712773444009032	13.456211613794231	843873
843871	HPC	accelerating intercommunication in highly parallel systems	2016	-1.2209420689921968	12.93553609490326	843898
844030	EDA	topology optimization for application-specific networks-on-chip	2004	-2.6006129802835014	12.787528397655096	844057
844031	Robotics	a greedy heuristic approximation scheduling algorithm for 3d multicore processors	2010	-0.7369480029142773	14.795494427136324	844058
844220	EDA	a high-level synthesis flow for custom instruction set extensions for application-specific processors	2010	-2.0603469167663544	12.455233813662884	844247
844224	Arch	experiences with compiler support for processors with exposed pipelines	2015	-0.1169839856024141	12.751365530614176	844251
844564	EDA	an mpsoc architecture for the multiple target tracking application in driver assistant system	2008	-1.83829888065875	12.299567074181892	844591
844611	Arch	fused two-level branch prediction with ahead calculation	2007	0.2076479193643572	14.122380397280862	844638
844664	HPC	applying cluster computing to enable a large-scale smart grid stability monitoring application	2012	0.11634778781052503	14.017738348363714	844691
844734	EDA	just-in-time processor customization - on the feasibility and limitations of fpga-based dynamically reconfigurable instruction set architectures	2011	-1.6537410732528055	12.21148265705723	844761
844782	OS	reconfigurable synchronized dataflow processor	2000	-1.599108622333019	12.854398148223462	844809
844786	Embedded	analysing energy consumption of systems controlled by software	2017	-1.009580306997533	14.70110883063998	844813
844933	Embedded	design and synthesis of a multiprocessor system-on-chip architecture for real-time biomedical signal processing in gamma cameras	2010	-2.604160292430137	12.965116505709094	844960
845408	EDA	a real-time program trace compressor utilizing double move-to-front method	2009	-2.5625393097599227	13.063667049583499	845435
845447	Arch	full speed ahead: detailed architectural simulation at near-native speed	2015	0.3577304517258727	13.186678763264695	845474
845550	EDA	performance monitor unit design for an axi-based multi-core soc platform	2007	-1.638099404313029	13.610797677730643	845577
845608	EDA	a cross-layer approach for new reliability-performance trade-offs in mlc nand flash memories	2012	-0.9303190052494076	13.993367704141455	845635
845805	EDA	reduction of variation-induced energy overhead in multi-core processors	2011	-1.4795818258991682	14.994589577342564	845832
846044	EDA	processor evaluation in an embedded systems design environment	2000	-2.078608203096329	12.60221196260385	846071
846167	DB	multi-threaded systems: issues, solutions and future	1997	-1.474032494463929	13.890157603484154	846194
846209	Embedded	energy isolation required for multi-tenant energy harvesting platforms	2017	-0.6210985272123148	14.204318573280585	846236
846232	Embedded	configuration compression for fpga-based embedded systems	2005	-2.143779377110138	13.605251671095063	846259
846260	Arch	supporting efficient synchronization in multi-core nocs using dynamic buffer allocation technique	2010	0.289307354051079	14.418634802270418	846287
846330	Embedded	energy-optimizing source code transformations for operating system-driven embedded software	2007	-0.4769605741391882	13.511814798800133	846357
846420	HPC	power-efficient breadth-first search with dram row buffer locality-aware address mapping	2016	-0.4479148733659562	14.411385869573845	846447
846460	Arch	hardware-measurements of storage access conflicts in the processor array egpa	1980	-0.6943648850902563	12.688878472539864	846487
846517	Arch	a 45-nm 37.3 gops/w heterogeneous multi-core soc with 16/32 bit instruction-set general-purpose core	2011	-2.2428839951193513	13.623806435606545	846544
846645	Logic	distributed simulation for structural vhdl netlists	1994	-2.940917115915203	11.413256224269285	846672
846831	EDA	opencl 2.0 for fpgas using oclacc	2015	-1.2983923534327086	12.186274664875205	846858
846839	Arch	performance-optimum superscalar architecture for embedded applications	2012	-0.23797147720943096	14.698445743012698	846866
846864	HPC	algorithmic time, energy, and power on candidate hpc compute building blocks	2014	0.0418463491627765	13.463801344885011	846891
847163	HPC	block processing on multiprocessor dsps for multimedia applications	1997	-0.903900515636448	12.160317849604224	847190
847180	EDA	hardware-in-the-loop simulation for cpu/gpu heterogeneous platforms	2014	-0.4903376228478548	12.741430997039824	847207
847339	EDA	deterministic reversible mpsoc debugger based on virtual platform execution traces	2016	-0.5133634475834897	12.65183530941851	847366
847345	PL	fixed point library based on iso/iec standard dtr 18037 for atmel avr microcontrollers	2007	-2.097175319064945	11.497610977104713	847372
847438	EDA	towards analog and mixed-signal soc design with systemc-ams	2004	-3.2707067376312957	11.743907377004845	847465
847935	HPC	an improved dynamic register array concept for high-performance risc processors	1995	-0.5141464274661391	11.883734590222607	847962
848047	OS	building applications for the linux standard base	2005	-1.9030315892477596	12.11293395673465	848074
848053	EDA	hibs — novel inter-layer bus structure for stacked architectures	2011	-2.667379760731142	14.92875637720908	848080
848143	Embedded	responsive processor for parallel/distributed real-time control	2001	-2.83679496932875	12.775998480497973	848170
848159	HPC	scalability­-centric hpc system design	2014	0.0719410868899593	12.345135422415426	848186
848209	EDA	address assignment in dsp code generation - an integrated approach	2003	-1.7334714185913256	13.058907005500672	848236
848336	EDA	design and verification of a low-cost reconfigurable 16-qam system	2013	-2.6143798677890917	12.777343896397223	848363
848363	OS	towards scalable service composition on multicores	2010	0.19564965578968624	13.113863784669638	848390
848600	HPC	spenk: adding another level of parallelism on the cell broadband engine	2008	0.3361400084149208	12.548885510606587	848627
848774	Embedded	energy consumption in reconfigurable mpsoc architecture: two-level caches optimization oriented approach	2013	-0.9911350903525068	14.099047279935164	848801
848787	Arch	deco: a dsp block based fpga accelerator overlay with low overhead interconnect	2016	-1.4455618580999292	13.180588766491294	848814
848804	Arch	synthesizing hardware from dataflow programs: an mpeg-4 simple profile decoder case study	2008	-2.1409729750482507	11.843377730670813	848831
848935	Arch	function-level processor (flp): raising efficiency by operating at function granularity for market-oriented mpsoc	2014	-1.839775923248788	13.736143251804275	848962
849288	OS	directcell: hybrid systems with tightly coupled accelerators	2009	0.4843884864407978	12.637864142273918	849315
849783	EDA	high-level fpga programming through mapping process networks to fpga resources	2009	-1.1483149781265969	11.896070851389444	849810
849794	EDA	a scalable communication-centric soc interconnect architecture	2004	-2.9047665749050298	14.569902873942613	849821
849802	Arch	configurable computing: the catalyst for high-performance architectures	1997	0.13998869642104678	12.105153040678987	849829
849958	HPC	improving performance and quality-of-service through the task-parallel model : optimizations and future directions for openmp	2015	-0.24137037106574485	12.638151388557286	849985
849998	Graphics	toward reliable operation of minicomputer-based terminals on a tip	1971	-3.3599062520825487	14.921978383236446	850025
850147	EDA	instruction scheduling of vliw architectures for balanced power consumption	2005	-0.9731763434851802	14.825824012450864	850174
850203	Arch	netvp: a system-level network virtual platform for network accelerator development	2012	-1.767810875810874	12.644507373801286	850230
850216	Embedded	efficient multicore scheduling of dataflow process networks	2011	-0.5086525996085551	13.138834512010176	850243
850316	EDA	high productivity circuit methodology for a semi-custom embedded processor	2011	-3.299212704802565	12.531094940418631	850343
850352	Arch	qpr.js: a runtime framework for qos-aware power optimization for parallel javascript programs	2014	0.05263355021180306	15.024826440430033	850379
850437	EDA	notification-oriented paradigm to implement digital hardware	2018	-2.811592931537873	11.96525889838994	850464
850481	Arch	program graph scheduling in the look-ahead reconfigurable multiprocessor system	2000	-0.5491730967786018	13.088895336455042	850508
850584	EDA	from real-time emulation to asic integration for image processing applications	1996	-2.4562380775788206	11.688567712615882	850611
850654	HPC	scalable and deterministic timing-driven parallel placement for fpgas	2011	-1.394434790304614	13.280220321044474	850681
850663	Graphics	gramps: a programming model for graphics pipelines	2009	-0.2961921522538896	11.683390247688939	850690
850708	Arch	design of a distributed compressor for astronomy ssd	2015	-1.1747973644905705	12.315543059969457	850735
850866	EDA	key research problems in noc design: a holistic perspective	2005	-3.1940266807879327	13.29394773634891	850893
850949	SE	a low overhead self-adaptation technique for kpn applications on noc-based mpsocs.	2013	-1.202930307486285	13.683686646291745	850976
851233	HPC	a unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors	2013	-0.4958837519337852	14.342519139694886	851260
851282	EDA	runtime leakage power reduction using loop unrolling and fine grained power gating	2015	-0.8933845228278401	14.669902722753985	851309
851373	Logic	modeling yield, cost, and quality of an noc with uniformly and non-uniformly distributed redundancy	2010	-2.4227600440017207	14.928027521846273	851400
851499	Embedded	power management strategies for serial rapidio endpoints in fpgas	2012	-2.7870494783285533	14.723976649209881	851526
851539	EDA	a methodology for partitioning dsp applications in hybrid reconfigurable systems	2005	-1.816949497082125	13.22028911822866	851566
851548	HPC	an energy-aware online task mapping algorithm in noc-based system	2011	-1.5499964744242491	14.799439754505133	851575
851587	Embedded	maximizing power efficiency with asymmetric multicore systems	2009	-0.578479723728971	13.410202367419801	851614
851595	EDA	a new fpga-based dynamic partial reconfiguration design flow and environment for image processing applications	2010	-2.0754711086915254	12.595346206760047	851622
851743	EDA	an application classification guided cache tuning heuristic for multi-core architectures	2012	-0.3084019030136021	14.122228615364053	851770
851772	EDA	modeling and synthesis of communication subsystems for loop accelerator pipelines	2010	-0.4301905298078428	12.726708783782694	851799
851807	EDA	system-platforms-based systemc tlm design of image processing chains for embedded applications	2007	-2.20372588531858	11.937703534680235	851834
851865	EDA	a new hw/sw partitioning algorithm for synthesizing the highest performance pipelined asips with multiple identical fus	1996	-2.091684712456084	12.769351435524348	851892
852077	HPC	optics for enabling future hpc systems	2009	-1.8722744336752677	14.145760899560173	852104
852207	Embedded	implementation of dispatching algorithms for elevator systems using reconfigurable architectures	2006	-2.165553640480208	13.99804883828024	852234
852330	Robotics	a stream system-on-chip architecture for high speed target recognition based on biologic vision	2007	-0.9692338491365068	11.813886220261118	852357
852582	HPC	design and implementation of an effective hypertransport core in fpga	2008	-2.448935619979379	13.842366324940352	852609
852679	DB	an fpga based parallel architecture for music melody matching	2013	-1.855642126346956	11.963689944059587	852706
852697	Logic	a design and implementation of an efficient synchronous / asynchronous serial multiplexer system facilitating the ibm pcs communications	2003	-2.1069004187420357	11.572819548487622	852724
852900	EDA	merging compilation and microarchitectural configuration spaces for performance/power optimization in vliw-based systems	2014	-1.1820130568830776	12.495775678305248	852927
853031	EDA	hardware/software co-design: the next embedded system design challenge (panel)	1998	-3.1843358764877587	12.745098942209134	853058
853188	HPC	h²ecu: a high-performance and heterogeneous electronic control unit for automated driving	2018	-1.6044031891936723	12.423929227806651	853215
853208	HPC	manycore challenge in particle-in-cell simulation: how to exploit 1 tflops peak performance for simulation codes with irregular computation	2015	0.2878232370017961	11.640651904432604	853235
853293	Arch	transparent data-memory organizations for digital signal processors	2001	-0.14372366781427495	13.81094929851428	853320
853405	Arch	energy profiling using igprof	2015	0.002635608641445076	13.752985775559598	853432
853673	HPC	parafpga 2011  high performance computing with multiple fpgas: design methodology and applications	2011	-1.047286602010474	12.9360913834218	853700
853779	PL	effective exploitation of a zero overhead loop buffer	1999	-0.11537173020643585	13.783072206687784	853806
853789	Arch	improving latency in a signal processing system on the epiphany architecture	2016	-1.2422665443014342	12.846831414843445	853816
853790	HPC	highly scalable digital front end architectures for digital printing	2011	-2.9355999093695915	13.009468071101985	853817
853938	Arch	a time-predictable vliw processor and its compiler support	2007	0.2905333742838107	13.99890634823416	853965
853960	HPC	the dataflow time and space complexity of ffts	1993	0.3030460995857397	12.344599969071893	853987
854009	HPC	software optimization for performance, energy, and thermal distribution: initial case studies	2011	-0.7273470076578983	14.166236117252398	854036
854016	HPC	from organic computing to reconfigurable supercomputing	2006	0.013369546949750951	12.047876328344474	854043
854155	Arch	the morpheus heterogeneous dynamically reconfigurable platform	2010	-1.3072951296630229	13.030771547203846	854182
854453	HPC	exploiting memory hierarchy for a computational fluid dynamics accelerator on fpgas	2008	-0.5322517599646424	11.790346314089675	854480
854501	Arch	a flexible embedded sram ip compiler	2007	-1.932803636276499	12.863169679865141	854528
854626	Arch	strategies to reduce energy and resources in chip multiprocessor systems	2004	-0.7594649960680534	14.551104175702472	854653
854700	EDA	a polyhedral modeling based source-to-source code optimization framework for gpgpu	2012	0.4284631932980004	11.295934503062826	854727
854944	Arch	exploiting pseudo-schedules to guide data dependence graph partitioning	2002	-0.3717441754379767	13.977384878300002	854971
855647	HPC	innovative technologies ii - acceleration technologies: understanding the differences and assessing	2006	-0.3846135233257879	11.785663963238347	855674
855728	Arch	scaling shared-bus multi-processors with multiple buses and shared caches: a performance study	1992	0.13312806148885406	14.362418100215015	855755
855929	DB	allocation of multiport memories for hierarchical data stream	1993	-1.938789808422888	12.907282581026491	855956
855933	HPC	cedar : a large scale multiprocessor	1983	-2.714329238967335	12.086221275853724	855960
856088	PL	optimizing for reduced code space using genetic algorithms	1999	-1.2259356121215144	12.620973819492534	856115
856101	HPC	enhancing application performance using heterogeneous memory architectures on a many-core platform	2016	0.4385816627768643	12.872503410533705	856128
856160	EDA	hardware performance sniffers for embedded systems profiling	2015	-1.8436848875421303	13.145633981740994	856187
856236	HPC	run-time management of systems with partially reconfigurable fpgas	2017	-0.053828422447541296	13.634294574105654	856263
856280	HPC	blitzen: a highly integrated massively parallel machine	1990	-2.9629823137150817	13.250745851612331	856307
856399	SE	a hardware software cosimulation backplane with automatic interface generation	1998	-2.178094273502656	11.587291256606214	856426
856437	HPC	mapping visual signal processing onto multi-core platform via algorithm/architecture co-exploration	2014	-0.2958270414264314	13.106824070901151	856464
856574	EDA	multiple-wordlength resource binding	2000	-2.43843789237543	11.670743234683455	856601
856592	EDA	energy reduction with run-time partial reconfiguration (abstract only)	2010	-0.7412930234246836	14.542835002321533	856619
856760	EDA	msim: a general cycle accurate simulation platform for memcomputing studies	2014	-0.8017619058342851	12.641797757673821	856787
856942	Arch	topic 7 - parallel computer architecture and ilp	2005	0.28984569102048585	11.656652563029704	856969
856969	EDA	stt-ram buffer design for precision-tunable general-purpose neural network accelerator	2017	-1.5173019707899391	14.631079705315766	856996
857017	DB	versatile and scalable parallel histogram construction	2014	-0.2602594381780496	11.297771006571438	857044
857322	Arch	approximate communication: techniques for reducing communication bottlenecks in large-scale parallel systems	2018	-1.1432365927045145	14.469366943623724	857349
857397	EDA	efficient external memory interface for multi-processor platforms realized on fpga chips	2007	-1.425005352202022	13.64295966454496	857424
857492	Arch	exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems	2016	-2.0511752595501207	14.65980163010336	857519
857532	EDA	learning based address mapping for improving the performance of memory subsystems	2009	-1.1480104998054481	13.370466693584056	857559
857801	HPC	multi-target vectorization with mtps c++ generic library	2010	0.2397203494731853	11.480434469584267	857828
857947	EDA	accuracy evaluation of gem5 simulator system	2012	0.08032228858948201	12.78192269949948	857974
858162	Embedded	research of reusability based on uvm verification	2015	-2.3869269302730918	11.5320445760584	858189
858245	Arch	a flexible high speed star network based on peer to peer links on fpga	2011	-1.9995444079780056	14.476968078935194	858272
858376	Arch	the white dwarf: a high-performance application-specific processor	1988	-0.3928703789554253	11.544755344381269	858403
858481	HPC	advances in multicore systems architectures	2015	-0.5265421898363207	12.429222024183627	858508
858635	Arch	mitigating memory-induced dark silicon in many-accelerator architectures	2015	-0.462163956231104	14.035507479101751	858662
858671	AI	on retargeting the ai programming framework to new hardwares	2018	0.3925377743182117	11.825533108038686	858698
858748	HPC	exploiting functional parallelism of power2 to design high-performance numerical algorithms	1994	-0.1729028689501131	11.558532805373394	858775
858785	HPC	the design of a high performance low power microprocessor	1996	-2.4081635942593547	13.785340420017874	858812
858795	Arch	a replacement policy to save energy for data cache	2005	-0.453873276275451	14.75704582319448	858822
858942	Arch	fault diagnosis in a benes interconnection network	1998	-2.9511677295168663	14.761075166515818	858969
858970	HPC	deriving power models for architecture-level energy efficiency analyses	2017	-0.7286184482276499	13.704357309543708	858997
859014	OS	image processing applications performance study on cell be and blue gene/l	2011	0.20369236717623265	12.317651647042615	859041
859221	Arch	design exploration of optical interconnection networks for chip multiprocessors	2008	-2.6586820651309044	14.651329811391385	859248
859293	Arch	unifying primary cache, scratch, and register file memories in a throughput processor	2012	0.3036391752321418	13.766517367698492	859320
859515	EDA	versatile pc/fpga-based verification/fast prototyping platform with multimedia applications	2004	-2.3061508409963007	12.200320353273652	859542
859664	EDA	formal worst-case analysis of crosstalk noise in mesh-based optical networks-on-chip	2013	-3.05087055018179	15.063369300266958	859691
859848	OS	output devices sharing by minicomputers	1974	-2.074782038093991	11.704379033001564	859875
859863	Arch	exasat: an exascale co-design tool for performance modeling	2015	-0.21910069095834764	12.892667684476802	859890
859933	EDA	remis: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set	2009	-1.269258362417386	14.396700792025875	859960
859959	EDA	the design and use of simplepower: a cycle-accurate energy estimation tool	2000	-1.0302996978294157	13.87643028416364	859986
860020	Arch	revolver: processor architecture for power efficient loop execution	2014	-0.44354445021248257	14.4081065332424	860047
860021	EDA	new three-level resource management enhancing quality of offline hardware task placement on fpga	2010	-1.0129893601742543	14.723238416106446	860048
860157	EDA	acceleration by inline cache for memory-intensive algorithms on fpga via high-level synthesis	2017	-0.4634313954602406	12.560461293199436	860184
860162	EDA	synchronized-transfer-level design methodology applied to hardware matrix multiplication	2012	-1.6922912743248373	11.917884250462437	860189
860191	EDA	systemcodesigner - an automatic esl synthesis approach by design space exploration and behavioral synthesis for streaming applications	2009	-2.0685281700807154	12.54800200997844	860218
860228	EDA	dynamic and partial reconfiguration power consumption runtime measurements analysis for zynq soc devices	2016	-2.1187831659629652	13.036122519345836	860255
860247	HPC	heterogeneous computing platform based on cpu+fpga and working modes	2016	-0.06503381685031018	12.715953963562374	860274
860384	EDA	energy efficient multi-level tiling for dense matrix multiplication on many-core architecture	2015	-0.7739489592237406	14.334508759177096	860411
860581	HPC	a compile time based approach for solving out-of-order communication in kahn process networks	2002	-0.4064608328779061	12.470620225436342	860608
861019	EDA	self-aware on-chip systems	2017	-3.146657707796217	13.288028661434007	861046
861047	EDA	an event-based network-on-chip monitoring service	2004	-1.680928784555099	14.122574587959207	861074
861206	EDA	run-time reconfiguration of expandable cache for embedded systems	2010	-0.022237637348854096	14.446471168484216	861233
861303	OS	distributed architecture for developing mixed-criticality systems in multi-core platforms	2017	-0.6334533499489922	13.547768407877207	861330
861312	Arch	platform-independent analysis of function-level communication in workloads	2013	-0.0964904414223684	13.135767007929365	861339
861446	EDA	optimal partitioning for fpga based regular array implementations	2000	-1.7912182450349992	11.557506309147339	861473
861632	EDA	power analysis and optimization techniques for energy efficient computer systems	2005	-1.2704877339143803	13.701733428356516	861659
861635	EDA	reducing power in high-performance microprocessors	1998	-2.6965412674612628	13.53719864711062	861662
861669	EDA	generating scalable polynomial models: key to low power high performance designs	2006	-2.6222232598357267	13.25727968081177	861696
861726	Arch	contextprerf: enhancing the performance and energy of gpus with nonuniform register access	2016	0.07673629164003211	14.860126340651245	861753
862064	HCI	specification and design of an ethernet interface soft ip	2000	-2.4955647806602124	13.19999709840564	862091
862404	Robotics	self organization on a swarm computing fabric: a new way to look at fault tolerance	2010	-2.362343083061262	13.355411258006411	862431
862573	Arch	an architectural support for reduction of in-rush current in systems with instruction controlled power gating	2018	-0.9364959014634218	14.67546829396757	862600
862673	Arch	mad7f: a fpga-based cmp memory architecture simulation framework	2015	0.16788732252392094	13.018481653975153	862700
862689	Arch	joint write policy and fault-tolerance mechanism selection for caches in dsm technologies: energy-reliability trade-off	2009	-0.17875610278681162	15.03695012177792	862716
863171	EDA	memory accesses reduction for mime algorithm	2003	-1.6546614061115523	13.982863633563595	863198
863397	Arch	analysis of dynamic voltage/frequency scaling in chip-multiprocessors	2007	-0.8698308409100709	14.73772244611999	863424
863531	HPC	resource-aware just-in-time opencl compiler for coarse-grained fpga overlays	2017	0.36128394270895936	12.87091380846649	863558
863539	EDA	behavioural bitwise scheduling based on computational effort balancing	2004	-2.8838936735480614	12.46919947650783	863566
863567	EDA	"""casch: a scheduling algorithm for """"high level""""-synthesis"""	1991	-1.6088164517504553	13.234442158827177	863594
863607	EDA	energy-aware synthesis of application specific mpsocs	2013	-1.7847423185244367	13.74839004279104	863634
863615	EDA	a unified system-level modeling and simulation environment for mpsoc design: mpeg-4 decoder case study	2006	-2.402540329370772	12.156234282284956	863642
863637	EDA	software power estimation using ipi(inter-prefetch interval) power model for advanced off-the-shelf processor	2007	-1.6717306224128894	13.518681642505848	863664
863688	EDA	challenges in low power microprocessor design	1996	-2.5104696339664825	13.978858409304815	863715
863716	HPC	fpga-based tsunami simulation: performance comparison with gpus, and roofline model for scalability analysis	2017	-0.594014175162063	11.631329596512014	863743
863808	Arch	the architectural implications of autonomous driving: constraints and acceleration	2018	-0.3639929036371636	12.850338239125787	863835
863836	EDA	cache architectures for reconfigurable hardware	2006	-1.7813889442131638	13.423415210692447	863863
863841	EDA	cache conscious data layout organization for conflict miss reduction in embedded multimedia applications	2005	0.11609987192470375	14.317351259415064	863868
864190	Arch	the ns16000 family-advances in architecture and hardware	1982	-3.350491925878956	12.581075779866062	864217
864258	Arch	brein memory: a single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 tops at 0.6 w	2018	-1.0270430860019686	12.866616212408571	864285
864512	EDA	a run-time word-level reconfigurable coarse-grain functional unit for a vliw processor	2002	-1.992102490439554	12.871915221188226	864539
864610	Arch	synthesizing rtl hardware from java byte codes	2001	-1.978085565283676	12.389981389029241	864637
864745	EDA	generating stream based code from plain c	2005	-0.8657312659986036	12.270647707886564	864772
864985	EDA	embedded operating system optimization through floating to fixed point compiler transformation	2018	-0.7052339259935776	12.281370973919268	865012
865217	EDA	embedded software development on top of transaction-level models	2007	-1.6511527243844104	12.433676099561234	865244
865387	EDA	tabit: a framework for task graph to bitstream generation	2012	-2.092680710649353	12.056183114955981	865414
865442	EDA	adaptive computing based on fpga run-time reconfigurability	2011	-1.5938454907413149	13.123848224145188	865469
865483	Arch	ibis: interface-based interconnection structure for dynamically reconfigurable fpgas	2018	-2.411814372830546	13.905475532685529	865510
865602	HPC	a high-performance matrix–matrix multiplication methodology for cpu and gpu architectures	2015	-0.6049668337202513	12.817275699599351	865629
865608	EDA	hardware approximate computing: how, why, when and where? (special session)	2017	-2.030912226659657	12.789186160409505	865635
865630	EDA	interconnect-topology independent mapping algorithm for a coarse grained reconfigurable architecture	2011	-2.0947294251986146	14.774300691665713	865657
865697	Arch	centip3de: a 64-core, 3d stacked near-threshold system	2012	-2.1237467858515813	14.416437512095944	865724
865957	EDA	6800/6802 microprocessor emulation adapter	1985	-1.9574663808312407	12.141772389536815	865984
866077	HPC	a survey of power and energy predictive models in hpc systems and applications	2017	0.0835967130282007	12.614753964546999	866104
866116	EDA	multiple-process behavioral synthesis for mixed hardware-software systems	1995	-2.1749647875193108	12.208012267734235	866143
866243	Arch	master: a multicore cache energy-saving technique using dynamic cache reconfiguration	2014	-0.3182370523312825	14.97106796214803	866270
866584	Arch	the integrated cluster bus for the ibm s/390 parallel sysplex	1999	-2.774132435264124	14.65425105831683	866611
866610	EDA	fast identification of custom instructions for extensible processors	2007	-2.134387944803701	11.973559690511275	866637
866703	EDA	towards the high-level design of optical networks-on-chip. formalization of opto-electrical interfaces	2007	-3.1687511775156527	12.588401434550846	866730
866777	EDA	high-level language extensions for run-time reconfigurable systems	2003	-1.3788652786005455	11.877912620985613	866804
866934	Embedded	memmu: memory expansion for mmu-less embedded systems	2009	-0.02777408817502474	14.201571196073706	866961
866991	Arch	parallel cycle based logic simulation using graphics processing units	2010	-1.3953809636888843	11.974462274263391	867018
867125	Arch	simulating pci-express interconnect for future system exploration	2018	-1.5901132381239478	13.805672959274675	867152
867927	EDA	dynamic decentralized mapping of tree-structured applications on noc architectures	2011	-2.0289669224129345	14.350899603659172	867954
868180	Theory	using compact tries for cache-efficient sorting of integers	2004	-0.1219583134414377	12.034285242044358	868207
868334	EDA	an evolutionary approach to system-level synthesis	1997	-1.8640854952458985	13.173401914797232	868361
868337	Arch	accelerating reed-solomon coding in raid systems with gpus	2008	-0.5592214121321489	12.009748181048467	868364
868459	Arch	load balancing packets on a tile-based massive multi-core processor with s-nuca	2010	0.2457959044164361	14.409683004042455	868486
868538	HPC	using fpgas as control support in mimd executions	1995	0.3996914019994791	11.286462250713283	868565
868558	Arch	phase coupled operation assignment for vliw processors with distributed register files	2001	-1.08906990058915	13.124261897686445	868585
868661	HPC	exploiting loop parallelism with redundant execution	1997	0.39872728628189896	12.19682545222893	868688
868814	Visualization	unum: adaptive floating-point arithmetic	2016	-1.6792203344269148	11.980422694306569	868841
868848	Arch	cost-conscious strategies to increase performance of numerical programs on aggressive vliw architectures	2001	-0.7318494032512294	13.836827405336424	868875
869022	HPC	fpga-based evaluation platform for disaggregated computing	2017	0.0320405012508126	12.85513903363919	869049
869147	HPC	the neumann syndrome calls for a revolution	2007	-0.04971671508181732	12.147260387641207	869174
869323	Embedded	neurocomputing for minimizing energy consumption of real-time operating system in the system-on-a-chip	2006	-2.068216172575465	14.361433212121634	869350
869426	Arch	energy-efficient renaming with register versioning	2009	0.0706733873448485	14.415428153794643	869453
869488	EDA	cgra-me: a unified framework for cgra modelling and exploration	2017	-1.9366491119845033	12.631066703455689	869515
869614	EDA	a case study in embedded systems design: an engine control unit	2000	-2.6921164837846114	11.929399890939186	869641
869640	Arch	an offline frequent value encoding for energy-efficient mlc/tlc non-volatile memories	2016	-0.18438804728487368	14.935608620294293	869667
869682	EDA	spc09-3: hardware-accelerated simulation tool for end-to-end communication systems	2006	-2.0707268452854173	13.120378059632325	869709
869763	EDA	modeling methodology in systemc-ams for embedded analog mixed signal systems	2010	-3.1397705933060123	11.44888054405472	869790
870097	EDA	power management for real-time embedded systems on block-partitioned multicore platforms	2008	-1.5383640082891483	14.629525978206866	870124
870127	EDA	a scheduler synthesis methodology for joint sw/hw design exploration of soc	2010	-1.6662965728012755	12.77710570929694	870154
870135	EDA	computing weight distributions of binary linear block codes on a ccm	1996	-2.4431979319569246	11.800473458220894	870162
870171	Arch	a coarse-grained stream architecture for cryo-electron microscopy images 3d reconstruction	2012	0.029767930794299083	12.070712708801198	870198
870256	HPC	optimizing data scheduling on processor-in-memory arrays	1998	0.3375761444251725	12.763938638854535	870283
870266	HPC	memory size reduction through storage order optimization for embedded parallel multimedia applications	1997	-0.6980920464013272	13.461923036615806	870293
870420	Embedded	dynamic scratchpad memory management for code in portable systems with an mmu	2008	0.09663662035152397	14.4548552488506	870447
870647	Arch	the effectiveness of tronchip instructions in the tx1 system	1989	-1.0743877072730508	12.15679076745766	870674
870656	EDA	system-level modelling and implementation technique for run-time reconfigurable systems	2002	-2.159350674605874	12.458522072611792	870683
870688	EDA	code transformations for embedded reconfigurable computing architectures	2009	-0.9210893093758524	14.199083762654213	870715
870694	EDA	a high-throughput, high-accuracy system-level simulation framework for system on chips	2011	-2.19661020885652	13.250032248191117	870721
870698	Arch	instruction reuse in spec, media and packet processing benchmarks: a comparative study of power, performance and related microarchitectural optimizations	2006	0.2796838880012855	14.121115924231171	870725
870784	EDA	buffer schemes for runtime reconfiguration of function variants in communication systems	2004	-1.7155771906252009	13.966660521888445	870811
870805	Embedded	rtos scheduling in transaction level models	2003	-1.794898089684022	13.102711489443802	870832
870871	Embedded	the dracon embedded many-core: hardware-enhanced run-time management using a network of dedicated control nodes	2015	0.4348128599107904	13.397599215633967	870898
871140	HPC	latency-aware utility-based nuca cache partitioning in 3d-stacked multi-processor systems	2010	0.1695209739981793	14.728094892000197	871167
871204	Robotics	automatic temporal floorplanning with guaranteed solution feasibility	2000	-2.4821896163333537	12.375265821603119	871231
871219	SE	hardware/software specialization through aspects: the lara approach	2012	-1.3476496041616408	11.921709523865967	871246
871223	Embedded	mpa: parallelizing an application onto a multicore platform made easy	2009	-0.13669119152612205	12.603279308547025	871250
871272	DB	efficient partitioning for the batch-fabricated fourth generation computer	1968	-3.2419014761441862	12.901169562105038	871299
871592	EDA	modelling programmable logic devices and reconfigurable, microprocessor-related architectures	2003	-2.3137102536655267	12.780702053769007	871619
871679	DB	evaluation of flash-based out-of-core stencil computation algorithms for ssd-equipped clusters	2016	0.1944700329715503	14.252599438218812	871706
871792	EDA	exploration of embedded memories in socs using systemc-based functional performance models	2009	-1.4727277578027167	13.154079060284419	871819
871836	EDA	on the applicability of an milp solution for signal packing in can-fd	2016	-1.5507519181081508	14.743439998838644	871863
872256	Arch	transport-triggered soft cores	2018	-0.5152600642027891	13.259040118618078	872283
872540	EDA	energy-aware variable partitioning and instruction scheduling for multibank memory architectures	2005	-1.18355886274459	14.014557545883124	872567
872634	HPC	a distributed nuca architecture using an efficient noc multicasting support	2017	-0.10881335798375756	14.720899010335353	872661
872860	EDA	heterogeneous architecture exploration: analysis vs. parameter sweep	2009	-2.181071221119573	12.724322830272536	872887
872945	Embedded	true-damage-aware enumerative coding for improving nand flash memory endurance	2015	-1.3817135660700424	14.53613709346392	872972
873083	HCI	hardware/software codesign to optimize soc device battery life	2013	-1.0160490111930411	14.37618395602825	873110
873137	EDA	global approach for compiled bit-true simulation of dsp systems	1996	-2.231997942311776	11.585367431884107	873164
873210	HPC	bounce, a new approach to measure sub-nanosecond time intervals	2008	-2.254657314643595	11.665138414687885	873237
873213	EDA	tuning the optimization parameter set for code size	2012	-0.16311088359193926	11.948934360668694	873240
873252	Arch	the performance of pollution control victim cache for embedded systems	2008	-0.5574474408868275	14.58381965719004	873279
873282	EDA	framework for parameter analysis of fpga-based image processing architectures	2015	-1.598192265306316	12.606413422370231	873309
873360	HPC	high performance computing by context switching reconfigurable logic	2002	-1.3138403824537859	11.696391651605904	873387
873522	DB	a feasibility study of microprocessor-based digital filters	1981	-2.371921259119388	11.643350198741887	873549
873772	EDA	px-cgra: polymorphic approximate coarse-grained reconfigurable architecture	2018	-2.2446344984894853	13.749086335824206	873799
873807	EDA	framework for fast prototyping of applications running on reconfigurable system on chip	2013	-1.8764227952089805	12.104007244230733	873834
873891	Arch	custom wide counterflow pipelines for high-performance embedded applications	2000	-1.8824418898960968	12.40119141815022	873918
873926	EDA	architecture of a reconfigurable processor for implementing search algorithm over discrete matrices	2003	-2.3894965026197164	12.386171540924318	873953
873947	Arch	core fusion: accommodating software diversity in chip multiprocessors	2007	-0.32608349401470915	12.924674781935874	873974
873968	EDA	performance and power estimation for mobile-cloud applications on virtualized platforms	2013	-1.498878715823551	13.704934760387447	873995
874015	HPC	understanding power measurement implications in the green500 list	2010	0.3693400738464286	13.008424444584112	874042
874214	EDA	an infrastructure to functionally test designs generated by compilers targeting fpgas	2005	-2.2803105563972585	11.94016993283127	874241
874475	HPC	efficient implementation of data flow graphs on multi-gpu clusters	2012	-0.2458692357986708	11.508369769626784	874502
874572	Arch	latency sensitive fma design	2011	-0.2622175120258509	14.01158072482358	874599
874676	EDA	rethinking memory system design for data-intensive computing	2015	-0.2636989002559772	14.600804572743227	874703
874746	DB	design of multimedia stream channel arbiter in home network gateway	2011	-2.014670000162036	14.737312217998015	874773
874830	EDA	modeling and simulation of steady state and transient behaviors for emergent socs	2001	-2.4987171020950933	11.68809241144088	874857
874889	HPC	k computer: 8.162 petaflops massively parallel scalar supercomputer built with over 548k cores	2012	0.013853881935923426	12.562732606186366	874916
875051	Arch	enhancing energy efficiency of processor-based embedded systems through post-fabrication isa extension	2008	-2.314712643739426	13.7096266170766	875078
875349	EDA	cache simulation for instruction set simulator qemu	2014	-1.1431014379094329	12.91513845940714	875376
875519	Arch	microarchitecture of the godson-2 processor	2005	-3.0619480604254226	13.670175993805321	875546
875543	Arch	mr. wolf: a 1 gflop/s energy-proportional parallel ultra low power soc for iot edge processing	2018	-2.5041290917760466	13.852256701834605	875570
875590	EDA	dynamic processor reconfiguration	2011	-1.6702730845675302	12.885716880711401	875617
875764	Arch	ibm system z10 design for ras	2009	-2.8589297810130385	13.768747949462973	875791
875791	EDA	fine-grained application source code profiling for asip design	2005	-2.185859079456772	11.933505690867056	875818
875884	EDA	evolutionary vs. revolutionary interconnect technologies for future low-power multi-core systems	2016	-3.2371239028688983	14.081843755568636	875911
875976	Arch	exploring architectural solutions for energy optimisations in bus-based system-on-chip	2008	-2.2244570030304875	13.727166257035782	876003
876009	Embedded	an automated ip synthesizer for limited-resource dwt processor	2002	-2.2436783990197813	12.872394353976743	876036
876019	Arch	making effective decisions in computer architects’ real-world: lessons and experiences with godson-2 processor designs	2008	-0.4589457786483248	12.536381023902932	876046
876032	DB	fast and efficient processor allocation algorithm for torus-based chip multiprocessors	2011	0.2564792124168339	14.424454309999142	876059
876126	EDA	hybrid code-data prefetch-aware multiprocessor task graph scheduling	2011	-0.5523218784755146	13.8651747022843	876153
876255	Arch	hybrid spm-cache architectures to achieve high time predictability and performance	2013	-0.3252767552241717	14.495863506765447	876282
876401	Arch	the celerity open-source 511-core risc-v tiered accelerator fabric: fast architectures and design methodologies for fast chips	2018	-0.33177964626701234	12.716122988639126	876428
876472	EDA	from reconfigurable architectures to self-adaptive autonomic systems	2009	-1.8033981975999012	13.670417186004308	876499
876576	Embedded	efficient cache designs for probabilistically analysable real-time systems	2014	-0.32408686561677136	14.936199273828707	876603
876620	HPC	preparing for supercomputing's sixth wave	2016	-3.0907161213255807	13.252931425789845	876647
876675	Arch	a prototype multithreaded associative simd processor	2007	-0.17055698919932027	12.44660204830318	876702
876695	EDA	siera: a unified framework for rapid-prototyping of system-level hardware and software	1995	-2.6067558713280605	12.1817163465906	876722
876719	HPC	tuning stencil codes in opencl for fpgas	2016	-0.12424229677592245	11.850298766494793	876746
876893	HPC	changing computing paradigms towards power efficiency	2014	0.0028858074553809697	12.38014944342036	876920
876995	EDA	definition and simd implementation of a multi-processing architecture approach on fpga	2008	-1.608373984594062	12.527245945482724	877022
877004	HPC	energy-efficient computing for a group of clusters	2013	0.32173489430308844	14.943415829217555	877031
877085	OS	the next 700 cpu power models	2018	-0.10744990019753477	14.272189399296405	877112
877090	NLP	dlir: an intermediate representation for deep learning processors	2018	0.35328598325554994	11.494831418244278	877117
877215	EDA	fpga-based personal authentication using fingerprints	2012	-1.9409466584300268	12.626004965817804	877242
877243	EDA	automatic translation of behavioral testbench for fully accelerated simulation	2004	-2.3515619516934967	11.818758083145068	877270
877254	Arch	improved latency and accuracy for neural branch prediction	2005	0.07837819254374602	14.204446041349053	877281
877258	EDA	wake-up logic optimizations through selective match and wakeup range limitation	2006	-0.3836641034924543	14.878113606547494	877285
877495	Arch	automatic generation of application specific processors	2003	-1.9186069154141343	12.700667508226086	877522
878227	HPC	efficient cpu-gpu cooperative computing for solving the subset-sum problem	2016	0.08189073906758129	11.879453648267582	878254
878272	EDA	application-specific customization of dynamic profiling mechanisms for sensor networks	2015	-1.3833067676811073	14.905186796871233	878299
878350	ML	aggregate operation movement: a min-cut approach to global code motion	1996	-0.03800640170887719	12.948283166870679	878377
878495	EDA	big data on low power cores: are low power embedded processors a good fit for the big data workloads?	2015	-0.4595768459971764	13.55593258568763	878522
878687	EDA	openhec: a framework for application programmers to design fpga-based systems	2014	-0.7841962899375491	12.373572684071355	878714
878744	Arch	application workload modelling via run-time performance statistics	2013	-0.9477630793908908	13.155046882802266	878771
878843	EDA	a hardwired noc infrastructure for embedded systems on fpgas	2011	-2.3342314006574667	14.86454858435194	878870
878856	Arch	modeling the energy-time performance of mic architecture system	2016	0.10114366883540124	14.336306395772723	878883
878998	Arch	hierarchical clustered register file organization for vliw processors	2003	-0.3635246994734753	14.034448686746329	879025
879146	Arch	profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor	2003	-0.8175490345836275	14.260164194592686	879173
879188	HPC	improvement of workload balancing using parallel loop self-scheduling on intel xeon phi	2015	0.2959498884848507	11.8828694412249	879215
879377	Arch	power-efficient prefetching for embedded processors	2007	-0.2303188822592404	14.6451069097013	879404
879447	Embedded	towards a standard for embedded core test: an example	1999	-3.118861978351204	11.772828633838804	879474
879515	EDA	dynamic acceleration management for systemc emulation	2009	-0.4810063233222679	13.21785582915022	879542
879631	Arch	computation with energy-time trade-offs: models, algorithms and lower-bounds	2008	-1.8137454734115839	14.285304810835605	879658
879767	HPC	high performance computing productivity model synthesis	2004	0.2306185756909953	11.764930936009705	879794
880135	Theory	memory bandwidth limitations of future microprocessors	1996	-0.48736234512329996	14.778226954633345	880162
880158	EDA	monitoring and control of temperature in networks-on-chip	2010	-2.0757743635201216	15.054263591444194	880185
880204	EDA	integrated model-driven design-space exploration for embedded systems	2011	-1.8816558346997279	13.055992345294328	880231
880236	HPC	reducing inter-vector-conflicts in complex memory systems	1996	0.3696053964904018	13.537513710300104	880263
880277	HPC	compile-time optimized and statically scheduled n-d convnet primitives for multi-core and many-core (xeon phi) cpus	2017	-0.28039446676826724	11.357517712734413	880304
880315	EDA	efficient scheduling algorithms for mpsoc systems	2011	-0.7647776185339821	14.489873007951966	880342
880326	Arch	the pool of subsectors cache design	1999	0.3202437550426695	14.612423294520886	880353
880358	Arch	wisync: an architecture for fast synchronization through on-chip wireless communication	2016	-0.6539713983374648	14.380525532511088	880385
880381	HPC	presto: a bus-connected multiprocessor for a rete-based production system	1990	-0.7679993808124975	12.492534966104342	880408
880540	Embedded	modeling shared cache and bus in multi-cores for timing analysis	2010	0.06343030661394762	13.922909754332636	880567
880766	EDA	29.1 a 64gb/s 1.4pj/b nrz optical-receiver data-path in 14nm cmos finfet	2017	-3.3586662577557997	14.324587848675582	880793
880877	HPC	smart instruction codes for in-memory computing architectures compatible with standard sram interfaces	2018	-0.2923797750695589	13.427653746907499	880904
880890	Arch	eliminating operand read latency	1996	0.4834998293577618	14.01199960185627	880917
880912	Arch	transforming a linear algebra core to an fft accelerator	2013	-0.7093130625107531	12.456332974671275	880939
881111	HPC	automatic calibration of performance models on heterogeneous multicore architectures	2009	0.4405614752015415	12.260038780066473	881138
881166	HPC	teraflops supercomputer: architecture and validation of the fault tolerance mechanisms	2000	-2.9903654088948057	13.18587020190021	881193
881206	Arch	critical path analysis of the trips architecture	2006	0.2867912773507159	13.244943502585995	881233
881249	Embedded	dynamic partial reconfiguration of concurrent control systems implemented in fpga devices	2017	-2.576358056348391	11.590150019422223	881276
881601	EDA	clustering-based simultaneous task and voltage scheduling for noc systems	2010	-1.2733018296958858	15.092206975673909	881628
881815	Embedded	floating point fault tolerance with backward error assertions	1995	-3.064123542991074	12.896403635599258	881842
881837	Arch	three-level performance optimization for heterogeneous systems based on software prefetching under power constraints	2018	-0.25812420943295555	14.872820011295145	881864
881859	Embedded	analyzing energy friendly steady state phases of dynamic application execution in terms of sparse data structures	2002	-0.13953780835856053	13.598392302945232	881886
881902	Arch	experience with a retargetable compiler for a commercial network processor	2002	-1.3603513280247208	12.853295284769723	881929
881920	EDA	exploiting tlm and object introspection for system-level simulation	2006	-1.9854855345508384	12.838491106121984	881947
882151	Arch	a noc traffic suite based on real applications	2011	-1.7516088467388056	14.293316218912008	882178
882153	EDA	low-power memory mapping through reducing address bus activity	1999	-1.5226157518619112	14.086508844765625	882180
882324	Arch	flexible register management using reference counting	2012	0.2238687429727874	14.495148490481055	882351
882447	Arch	combining mbp-speculative computation and loop pipelining in high-level synthesis	1995	0.3198686876606675	13.705904329835686	882474
882470	EDA	design of a giga-bit hardware accelerator for the iscsi initiator	2006	-2.275287807708656	13.480283486227044	882497
882868	HPC	fault tolerance in distributed shared memory multiprocessors	1993	-1.3875540272736833	13.404517091417468	882895
882890	Arch	qore: a fault tolerant network-on-chip architecture with power-efficient quad-function channel (qfc) buffers	2014	-2.9727006575699177	15.020506534540324	882917
882912	EDA	an overview of micron's automata processor	2016	-3.122054057779286	11.896711977510483	882939
883032	EDA	a perspective on safety and real-time issues for gpu accelerated adas	2018	-0.11035871574105396	12.408769794951231	883059
883054	DB	a co-design approach for accelerated sql query processing via fpga-based data filtering	2015	-1.3701732405880218	13.195935881105221	883081
883121	EDA	multitasking hardware on the slaac1-v reconfigurable computing system	2002	-0.8249365968074224	13.20065602694539	883148
883136	HPC	smartapps: an application centric approach to high performance computing: compiler-assisted software and hardware support for reduction operations	2002	0.4086550022694945	12.807546107082384	883163
883489	Arch	multigrain parallel processing on compiler cooperative chip multiprocessor	2005	0.4485788935683739	13.064940287465275	883516
883627	HPC	performance of cache memory subsystems for multicore architectures	2011	0.2434911579870919	13.587522963660655	883654
883677	Arch	a reconfigurable cache architecture for object-oriented embedded systems	2006	-0.9745587103595535	13.723405001094608	883704
883822	EDA	automated software acceleration in programmable logic for an efficient nfft algorithm implementation: a case study	2017	-0.9955017426686404	11.505234263523855	883849
883977	Arch	a simple low-energy instruction wakeup mechanism	2003	-0.240413012080576	14.567581908606666	884004
884054	HPC	energy aware scheduling on desktop grid environment with static performance prediction	2009	-0.39073548631825106	14.740184772163055	884081
884072	HPC	an optimizing compiler for gpgpu programs with input-data sharing	2010	0.4561068763027728	12.117379892284493	884099
884196	EDA	run-time concurrency tuning for peak power modulation in energy harvesting systems	2011	-1.514035072609082	14.647874994787701	884223
884207	PL	compiler optimization and ordering effects on vliw code compression	2003	-1.0235402214102158	13.701590591598894	884234
884280	Arch	a model for peak matrix performance on fpgas	2011	-0.5495761104933431	11.643248896687156	884307
884474	EDA	comparing separate and statically-partitioned caches for time-predictable multicore processors	2014	0.20567522014857945	14.039904091228296	884501
884479	Arch	a dynamic pressure-aware associative placement strategy for large scale chip multiprocessors	2010	0.4884789865122967	14.640732811622565	884506
884502	EDA	static netlist verification for ibm high-frequency processors using a tree-grammar	2017	-3.0211535960624185	11.845180399747507	884529
884555	EDA	architectural leakage-aware management of partitioned scratchpad memories	2007	-0.84048946764615	14.850312258551064	884582
884651	Arch	optimizing nuca organizations and wiring alternatives for large caches with cacti 6.0	2007	-2.610431487472086	14.383835280252088	884678
884717	EDA	scheduling with register constraints for dsp architectures	1994	-2.3427008078265974	12.76254812041367	884744
884820	EDA	multiprocessor platform-based design for multimedia	2009	-1.859395546926716	12.651630115415324	884847
884827	HPC	replica t7-16-128 — a 2048-threaded 16-core 7-fu chained vliw chip multiprocessor	2014	-0.1865360951028816	13.214065984578657	884854
884937	EDA	a transprecision floating-point platform for ultra-low power computing	2018	-1.5957707022663647	12.933036929123107	884964
885005	EDA	performance and power consumption analysis of dvfs-enabled h.264 decoder on heterogeneous multi-core platform	2010	-1.4708421205095032	14.18734971311418	885032
885117	HPC	applying the stream-based computing model to design hardware accelerators: a case study	2009	-0.18927302235514	12.184769056581853	885144
885238	EDA	an on-line reliability emulation framework	2014	-1.6086871345632274	14.942776609542635	885265
885621	HPC	designing apu oriented scientific computing applications in opencl	2011	0.05638453194983866	11.813313095722478	885648
885683	HCI	simulation and development environment for mobile 3d graphics architectures	2007	-2.2724487000970552	11.979568758291645	885710
885734	Embedded	using dynamic partial reconfiguration of fpgas in real-time systems	2018	-0.805186672027995	13.158941750873373	885761
885894	EDA	system level design paradigms: platform-based design and communication synthesis	2006	-2.4773489718931345	11.676966393783017	885921
885908	EDA	a transformation-based method for loop folding	1994	-1.5527437014999683	13.190404490347646	885935
885927	Arch	implications of shallower memory controller transaction queues in scalable memory systems	2015	0.07911235463264188	14.711179580584384	885954
885933	EDA	security challenges in manycore embedded systems based on networks-on-chip (nocs)	2015	-2.440367620138544	13.339602202404391	885960
885935	Arch	ape: accelerator processor extensions to optimize data-compute co-location	2013	0.024967654053117745	14.306378838118091	885962
886202	Arch	a single-pass cache simulation methodology for two-level unified caches	2012	-0.10135371983897497	14.054518607937865	886229
886203	HPC	factory: an object-oriented parallel programming substrate for deep multiprocessors	2005	-0.519590464441998	12.526309543165915	886230
886242	Arch	an architectural space exploration tool for domain specific reconfigurable computing	2010	-1.811699003970872	12.76168561289252	886269
886280	EDA	resource allocation algorithm and openmp extensions for parallel execution on a heterogeneous reconfigurable platform	2008	-0.8013926146546929	12.932175177696164	886307
886306	Arch	the microarchitecture of a low power register file	2003	-0.1037049765414101	14.697370181537378	886333
886389	HPC	a general purpose lossless data compression method for gpu	2015	-0.6505835895884334	11.522356722576099	886416
886544	EDA	asynchronous microprocessors: from high level model to fpga implementation	1997	-2.627425451247142	11.356307710012029	886571
886689	Embedded	statistical performance analysis and estimation of coarse grain parallel multimedia processing system	2006	-0.9463723427298688	13.072433074168876	886716
886735	Arch	applications of pipelining to firmware	1984	-1.6358323383494886	12.429227118383393	886762
886768	Arch	optical link in the delft parallel processor—an example of momi-connection in mimd-supercomputers	1988	-1.4950175718814724	11.452513362251038	886795
886821	Embedded	an interval algebra for multiprocessor resource allocation	2015	-1.4707750821702934	13.377082645869693	886848
886833	Arch	design and evaluation system for computer architecture	1973	-1.7138436008475562	11.925677667244756	886860
886881	Arch	dma cache: using on-chip storage to architecturally separate i/o data from cpu data for improving i/o performance	2010	-0.23623495308852505	14.625825798728789	886908
886897	Arch	bounds modelling and compiler optimizations for superscalar performance tuning	1999	0.4241138448221133	12.895452663276426	886924
887267	Arch	the block-oriented computer	1969	-1.7151942065844894	11.427779144311435	887294
887313	ML	a study on non-volatile 3d stacked memory for big data applications	2015	0.35216333483885554	14.280463127788614	887340
887373	Embedded	constraint-based design-space exploration and model synthesis	2003	-2.7060162136772523	11.640946095723612	887400
887505	Embedded	debug support for embedded processor reuse	2006	-2.6404001605553256	12.248688669470127	887532
887676	EDA	beyond the arithmetic constraint: depth-optimal mapping of logic chains in lut-based fpgas	2008	-3.1949048741948034	13.052169239869134	887703
887721	EDA	a multimedia content generation methodology in support to soc decoder development and validation	2010	-3.1102418237434866	11.786925265370042	887748
887889	Logic	access order to avoid inter-vector-conflicts in complex memory systems	1995	0.4054737999879301	13.487656877381115	887916
887977	HPC	performance per watt benefits of dynamic core morphing in asymmetric multicores	2011	0.24682493190100066	14.196037841927149	888004
887995	Arch	accelerating interconnect analysis using high-level hdls and fpga, spinnaker as a case study	2015	-1.2488388259830578	12.246605535111009	888022
888204	Arch	a performance and cost analysis of applying superscalar method to mainframe computers	1995	-0.5279839483252685	13.47740039137409	888231
888349	Vision	recast: an evaluation framework for coarse-grain reconfigurable architectures	2004	-1.688921918021479	12.365959168345485	888376
888559	Arch	parallel architecture core (pac) - the first multicore application processor soc in taiwan part i: hardware architecture & software development tools	2011	-1.9975493985287975	12.999027521161278	888586
888645	EDA	reconfigurable coprocessor for multimedia application domain	2006	-2.9859132130731916	13.14957755469941	888672
888687	HPC	voltage overscaling algorithms for energy-efficient workflow computations with timing errors	2015	-1.3997013427607137	14.427499310826965	888714
888870	HPC	analysis of the impact factors on data error propagation in hpc applications	2018	0.08245933608659296	13.496223268708789	888897
888921	Arch	a decoupled architecture of processors with scratch-pad memory hierarchy	2007	0.19851793666655285	13.562467322051345	888948
888964	EDA	an adjustable heuristic for offset assignment problems in embedded system design	2012	-1.2431347176915053	13.086829046064189	888991
888974	EDA	swarm intelligence driven simultaneous adaptive exploration of datapath and loop unrolling factor during area-performance tradeoff	2014	-2.5307721742605773	12.860704826616976	889001
889153	Embedded	design space exploration of an open-source, ip-reusable, scalable floating-point engine for embedded applications	2008	-1.9186765091611573	12.727417082235082	889180
889257	Embedded	a master-slave adaptive load-distribution processor model on pca	2005	-0.8244688362796606	13.801354806129202	889284
889304	Arch	lazy data routing and greedy scheduling for application-specific signal processors	1988	0.3892019473500005	13.21843053610568	889331
889393	Arch	designing the m·coretm m3 cpu architecture	1999	-1.2537769916459738	12.794987295620716	889420
889551	EDA	implementing a self-timed low-power java accelerator for network-on-chip applications	2006	-2.308348184771359	12.85547683828376	889578
889816	Graphics	realizing opengl: two implementations of one architecture	1997	-1.2090459459600258	11.433529452341098	889843
889976	HPC	exploring the energy-time tradeoff in high-performance computing	2005	0.25608295226193123	13.827477955657336	890003
890161	EDA	code generation and optimization for embedded digital signal processors	1996	-1.8719679738476815	12.292078103993964	890188
890166	HPC	parallel on-chip power distribution network analysis on multi-core-multi-gpu platforms	2011	-1.3041304162187741	11.605722109453314	890193
890293	Arch	bank-aware dynamic cache partitioning for multicore architectures	2009	0.4573588060780085	14.345829931632819	890320
890331	HPC	instruction and data cache peak temperature reduction using cache access balancing in embedded processors	2011	-0.2779748474935133	15.013271894514494	890358
890406	HPC	an enhanced hypertransport controller with cache coherence support for multiple-cmp	2009	-1.4963639007268792	13.077830990350973	890433
890506	EDA	multi-processor system-on-chip power estimation model at the caba level	2012	-2.2292419228112976	13.299824452647517	890533
890543	EDA	optimizing packet lookup in time and space on fpga	2012	-2.115399918108356	14.908080963752367	890570
890591	EDA	he-p2012: architectural heterogeneity exploration on a scalable many-core platform	2014	-1.1593506790624415	12.653927830941992	890618
890714	SE	global analysis of resource arbitration for mpsoc	2006	-0.5853039275530048	13.570003010122388	890741
890715	Arch	a roofline model of energy	2013	-0.4511472343986632	13.14746040480765	890742
890895	Arch	predicting architectural vulnerability on multithreaded processors under resource contention and sharing	2013	0.4245914515108013	14.200668551047515	890922
890968	HPC	starchart: hardware and software optimization using recursive partitioning regression trees	2013	0.10691265911469597	12.643170694752927	890995
890985	Visualization	national's advanced graphics chip set for high-performance graphics	1986	-1.5398294592068296	11.413240031507895	891012
891020	EDA	embedded software implementation tools for fully programmable application specific systems	2001	-2.8089159125006304	12.619991881750414	891047
891212	EDA	rtl - the firmware design automation system	1974	-2.8239870775535296	11.734814663643828	891239
891213	Arch	let caches decay: reducing leakage energy via exploitation of cache generational behavior	2002	-0.8633846124270601	15.066070086066794	891240
891451	EDA	a hybrid multi-objective evolutionary algorithm for energy-aware allocation and scheduling optimization of mpsocs	2017	-1.7817282765410107	14.393765770131722	891478
891551	HPC	safari: function-level power analysis using automatic instrumentation	2012	-0.4671225439410532	14.83281651094462	891578
891769	Arch	bp-nuca: cache pressure-aware migration for high-performance caching in cmps	2011	0.16237910372565906	14.821603506597905	891796
891964	EDA	design and test space exploration of transport-triggered architectures	2000	-2.7882835484607797	11.714415425947516	891991
891975	Theory	bounding the number of processors and checkpoints needed in time-minimal parallel reversal schedules	2004	0.4839476491362398	11.295341043292954	892002
892158	EDA	lower bound on latency for vliw asip datapaths	1999	-0.7240953671562239	13.152350777042422	892185
892269	NLP	embedded microprocessors: evolution, trends, and challenges	2000	-3.1739309511740013	12.830118102068605	892296
892350	Arch	wire cost and communication analysis of self-assembled interconnect models for networks-on-chip	2009	-3.040300331170063	14.599022664039351	892377
892410	Arch	exploring the potential of architecture-level power optimizations	2003	-0.4840053986012107	14.506169302019599	892437
892473	Arch	quantum rotations: a case study in static and dynamic machine-code generation for quantum computers	2013	-1.1790845653052509	11.605764291410534	892500
892534	EDA	othello solver based on a soft-core mimd processor array	2010	-1.6446388612487275	11.336746507682614	892561
892556	OS	founsure 1.0: an erasure code library with efficient repair and update features.	2017	-0.7886160361919223	12.350086526849735	892583
892754	AI	"""keynote i: """"designing heterogeneous systems in the ai era: challenges and opportunities"""""""	2018	-1.0435570798272933	12.920794577665575	892781
892756	EDA	a novel prototyping and evaluation framework for noc-based mpsoc	2013	-2.6754245668138052	11.954081419888194	892783
893421	Arch	an accurate and energy-efficient way determination technique for instruction caches by early tab matching	2008	-0.3222987737376873	14.835051912029655	893448
893466	Arch	reconfigurable architectures for bioinformatics applications	2010	-0.8427874024369866	11.739712670406512	893493
893558	Arch	caesar: unified cluster-assignment scheduling and communication reuse for clustered vliw processors	2013	-0.5612330334820389	12.971826779066793	893585
893596	Arch	experiences with the sparse matrix-vector multiplication on a many-core processor	2012	0.0939822388581784	12.332876789485749	893623
893647	Arch	a hardware/software partitioning algorithm for simd processor cores	2003	-1.35065712462529	12.950476932421205	893674
893785	Arch	fpga architecture enhancements to support heterogeneous partially reconfigurable regions	2014	-1.8032556289123618	13.258836501998193	893812
893913	Arch	accelerating algorithms using a dataflow graph in a reconfigurable system	2011	-1.20963628208614	12.546774873452469	893940
894074	EDA	wagging logic: implicit parallelism extraction using asynchronous methodologies	2010	0.4558532890712402	13.436162644619555	894101
894112	HPC	on reconfigurable on-chip data caches	1991	-0.49750450449582795	13.672065232422874	894139
894244	EDA	partitioning of behavioral descriptions with exploiting function-level parallelism	2010	-2.2817857736268743	12.533264880137864	894271
894258	Arch	using sacks to organize registers in vliw machines	1994	0.3362092378443057	13.844977804369867	894285
894313	HPC	integrating memory optimization with mapping algorithms for multi-processors system-on-chip	2012	-1.4926656749529073	13.609019655415564	894340
894770	DB	scaling column imprints using advanced vectorization	2017	0.22547258044783625	11.680652062430232	894797
894946	EDA	compiler-guided data compression for reducing memory consumption of embedded applications	2006	-0.9168516824787124	13.747018455642444	894973
894995	EDA	high level-application analysis techniques & architectures - to explore design possibilities for reduced reconfiguration area overheads in fpgas executing compute intensive applications	2005	-2.2283190166027786	12.046621226746385	895022
895040	Arch	an overview of motorola's powerpc simulator family	1994	-2.3256006808129586	12.048575818370548	895067
