Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:20:02 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[9]/CK (DFF_X1)                               0.0000     0.0000 r
  row0_reg[9]/Q (DFF_X1)                                0.6101     0.6101 f
  U601/ZN (INV_X2)                                      0.1024     0.7125 r
  U758/ZN (XNOR2_X2)                                    0.2869     0.9994 r
  U755/ZN (XNOR2_X2)                                    0.3359     1.3353 r
  U754/ZN (XNOR2_X2)                                    0.3324     1.6677 r
  U1129/ZN (NAND3_X2)                                   0.1303     1.7979 f
  U1130/ZN (NAND2_X2)                                   0.1062     1.9041 r
  U1132/ZN (NAND2_X2)                                   0.0580     1.9622 f
  U1133/ZN (NAND2_X2)                                   0.1134     2.0756 r
  U1136/ZN (NAND2_X2)                                   0.0591     2.1347 f
  U1138/ZN (NAND2_X2)                                   0.0805     2.2152 r
  dut_sram_write_data_reg[7]/D (DFF_X2)                 0.0000     2.2152 r
  data arrival time                                                2.2152

  clock clk (rise edge)                                 2.4500     2.4500
  clock network delay (ideal)                           0.0000     2.4500
  clock uncertainty                                    -0.0500     2.4000
  dut_sram_write_data_reg[7]/CK (DFF_X2)                0.0000     2.4000 r
  library setup time                                   -0.1846     2.2154
  data required time                                               2.2154
  --------------------------------------------------------------------------
  data required time                                               2.2154
  data arrival time                                               -2.2152
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
