// Seed: 378994097
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    output supply0 id_6,
    input uwire id_7,
    input wire id_8
);
  id_10 :
  assert property (@(posedge 1'b0 or 1) 1)
  else;
  wire id_11;
  assign id_10 = 1;
  uwire id_12 = 1;
  module_0(
      id_7, id_0
  );
  assign id_6 = {1'b0, id_0};
  wand id_13 = 1;
endmodule
