TimeQuest Timing Analyzer report for SoC_Brain
Thu Jul 26 02:13:16 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_llc'
 13. Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'clk_div[1]'
 15. Slow 1200mV 100C Model Setup: 'vadr[14]'
 16. Slow 1200mV 100C Model Setup: 'clk_llc2'
 17. Slow 1200mV 100C Model Setup: 'href'
 18. Slow 1200mV 100C Model Setup: 'odd'
 19. Slow 1200mV 100C Model Hold: 'clk_llc'
 20. Slow 1200mV 100C Model Hold: 'clk_div[1]'
 21. Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 100C Model Hold: 'clk_llc2'
 23. Slow 1200mV 100C Model Hold: 'vadr[14]'
 24. Slow 1200mV 100C Model Hold: 'href'
 25. Slow 1200mV 100C Model Hold: 'odd'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'href'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'odd'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
172. Slow 1200mV -40C Model Fmax Summary
173. Slow 1200mV -40C Model Setup Summary
174. Slow 1200mV -40C Model Hold Summary
175. Slow 1200mV -40C Model Recovery Summary
176. Slow 1200mV -40C Model Removal Summary
177. Slow 1200mV -40C Model Minimum Pulse Width Summary
178. Slow 1200mV -40C Model Setup: 'clk_llc'
179. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
180. Slow 1200mV -40C Model Setup: 'clk_div[1]'
181. Slow 1200mV -40C Model Setup: 'vadr[14]'
182. Slow 1200mV -40C Model Setup: 'clk_llc2'
183. Slow 1200mV -40C Model Setup: 'href'
184. Slow 1200mV -40C Model Setup: 'odd'
185. Slow 1200mV -40C Model Hold: 'clk_llc'
186. Slow 1200mV -40C Model Hold: 'clk_div[1]'
187. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
188. Slow 1200mV -40C Model Hold: 'clk_llc2'
189. Slow 1200mV -40C Model Hold: 'vadr[14]'
190. Slow 1200mV -40C Model Hold: 'href'
191. Slow 1200mV -40C Model Hold: 'odd'
192. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
193. Slow 1200mV -40C Model Minimum Pulse Width: 'href'
194. Slow 1200mV -40C Model Minimum Pulse Width: 'odd'
195. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
196. Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
197. Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
198. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
314. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
315. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
316. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
317. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
318. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
319. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
320. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
321. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
322. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
323. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
324. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
325. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
326. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
327. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
328. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
329. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
330. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
331. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
332. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
333. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
334. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
335. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
336. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
337. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
338. Fast 1200mV -40C Model Setup Summary
339. Fast 1200mV -40C Model Hold Summary
340. Fast 1200mV -40C Model Recovery Summary
341. Fast 1200mV -40C Model Removal Summary
342. Fast 1200mV -40C Model Minimum Pulse Width Summary
343. Fast 1200mV -40C Model Setup: 'clk_llc'
344. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
345. Fast 1200mV -40C Model Setup: 'clk_div[1]'
346. Fast 1200mV -40C Model Setup: 'clk_llc2'
347. Fast 1200mV -40C Model Setup: 'vadr[14]'
348. Fast 1200mV -40C Model Setup: 'href'
349. Fast 1200mV -40C Model Setup: 'odd'
350. Fast 1200mV -40C Model Hold: 'clk_llc'
351. Fast 1200mV -40C Model Hold: 'clk_div[1]'
352. Fast 1200mV -40C Model Hold: 'clk_llc2'
353. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
354. Fast 1200mV -40C Model Hold: 'vadr[14]'
355. Fast 1200mV -40C Model Hold: 'href'
356. Fast 1200mV -40C Model Hold: 'odd'
357. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
358. Fast 1200mV -40C Model Minimum Pulse Width: 'href'
359. Fast 1200mV -40C Model Minimum Pulse Width: 'odd'
360. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
361. Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
362. Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
363. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
364. Setup Times
365. Hold Times
366. Clock to Output Times
367. Minimum Clock to Output Times
368. Propagation Delay
369. Minimum Propagation Delay
370. MTBF Summary
371. Synchronizer Summary
372. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
373. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
374. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
375. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
376. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
377. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
378. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
379. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
380. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
381. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
382. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
383. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
384. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
385. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
386. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
387. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
388. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
389. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
390. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
391. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
392. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
393. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
394. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
395. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
396. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
397. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
398. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
399. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
400. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
401. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
402. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
403. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
404. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
405. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
406. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
407. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
408. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
409. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
410. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
411. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
412. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
413. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
414. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
415. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
416. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
417. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
418. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
419. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
420. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
421. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
422. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
423. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
424. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
425. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
426. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
427. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
428. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
429. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
430. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
431. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
432. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
433. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
434. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
435. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
436. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
437. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
438. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
439. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
440. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
441. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
442. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
443. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
444. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
445. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
446. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
447. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
448. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
449. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
450. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
451. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
452. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
453. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
454. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
455. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
456. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
457. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
458. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
459. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
460. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
461. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
462. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
463. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
464. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
465. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
466. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
467. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
468. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
469. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
470. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
471. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
472. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
473. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
474. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
475. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
476. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
477. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
478. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
479. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
480. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
481. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
482. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
483. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
484. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
485. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
486. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
487. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
488. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
489. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
490. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
491. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
492. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
493. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
494. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
495. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
496. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
497. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
498. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
499. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
500. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
501. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
502. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
503. Multicorner Timing Analysis Summary
504. Setup Times
505. Hold Times
506. Clock to Output Times
507. Minimum Clock to Output Times
508. Propagation Delay
509. Minimum Propagation Delay
510. Board Trace Model Assignments
511. Input Transition Times
512. Signal Integrity Metrics (Slow 1200mv n40c Model)
513. Signal Integrity Metrics (Slow 1200mv 100c Model)
514. Signal Integrity Metrics (Fast 1200mv n40c Model)
515. Setup Transfers
516. Hold Transfers
517. Report TCCS
518. Report RSKM
519. Unconstrained Paths
520. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SoC_Brain                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE75U19I7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  73.0%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_div[1]                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_div[1] }                                           ;
; clk_llc                                              ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc }                                              ;
; clk_llc2                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc2 }                                             ;
; href                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { href }                                                 ;
; odd                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { odd }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 27        ; 100         ;       ;        ;           ;            ; false    ; clk_llc ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vadr[14]                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { vadr[14] }                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 4.65 MHz    ; 4.65 MHz        ; clk_llc                                              ;                                                               ;
; 112.12 MHz  ; 112.12 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 137.8 MHz   ; 137.8 MHz       ; clk_div[1]                                           ;                                                               ;
; 544.07 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 707.71 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -178.179 ; -2260.225     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -32.480  ; -12280.294    ;
; clk_div[1]                                           ; -6.257   ; -368.761      ;
; vadr[14]                                             ; -0.838   ; -3.114        ;
; clk_llc2                                             ; -0.413   ; -0.413        ;
; href                                                 ; 0.203    ; 0.000         ;
; odd                                                  ; 0.203    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.957 ; -27.263       ;
; clk_div[1]                                           ; -0.782 ; -2.348        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.005 ; -0.005        ;
; clk_llc2                                             ; 0.040  ; 0.000         ;
; vadr[14]                                             ; 0.416  ; 0.000         ;
; href                                                 ; 0.449  ; 0.000         ;
; odd                                                  ; 0.449  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.710 ; -179.050      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.706  ; 0.000         ;
; clk_llc                                              ; 18.268 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -178.179 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.151    ;
; -178.162 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.134    ;
; -178.158 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.130    ;
; -178.141 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.113    ;
; -178.128 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.100    ;
; -178.111 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.083    ;
; -178.062 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.034    ;
; -178.045 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 215.017    ;
; -178.020 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.992    ;
; -178.006 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.978    ;
; -177.999 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.971    ;
; -177.996 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.968    ;
; -177.985 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.957    ;
; -177.980 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.952    ;
; -177.975 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.947    ;
; -177.969 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.941    ;
; -177.959 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.931    ;
; -177.955 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.927    ;
; -177.945 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.917    ;
; -177.929 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.901    ;
; -177.907 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.291    ;
; -177.903 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.875    ;
; -177.890 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.274    ;
; -177.889 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.861    ;
; -177.879 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.851    ;
; -177.863 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.835    ;
; -177.748 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.132    ;
; -177.734 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.118    ;
; -177.724 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.108    ;
; -177.708 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 215.092    ;
; -177.707 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.679    ;
; -177.686 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.658    ;
; -177.656 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.628    ;
; -177.590 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.562    ;
; -177.585 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.968    ;
; -177.568 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.951    ;
; -177.435 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 214.819    ;
; -177.426 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.809    ;
; -177.412 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.795    ;
; -177.402 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.785    ;
; -177.386 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.769    ;
; -177.314 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.286    ;
; -177.301 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.690    ;
; -177.299 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.271    ;
; -177.293 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.265    ;
; -177.284 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.673    ;
; -177.278 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.250    ;
; -177.263 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.235    ;
; -177.248 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.220    ;
; -177.197 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.169    ;
; -177.182 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.063     ; 214.154    ;
; -177.142 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.531    ;
; -177.128 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.517    ;
; -177.118 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.507    ;
; -177.113 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.496    ;
; -177.102 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.491    ;
; -177.042 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 214.426    ;
; -177.027 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.349      ; 214.411    ;
; -176.829 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.218    ;
; -176.720 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.103    ;
; -176.705 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.348      ; 214.088    ;
; -176.697 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.086    ;
; -176.680 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 214.069    ;
; -176.538 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.927    ;
; -176.524 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.913    ;
; -176.514 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.903    ;
; -176.498 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.887    ;
; -176.436 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.825    ;
; -176.421 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.810    ;
; -176.225 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.614    ;
; -175.832 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.221    ;
; -175.817 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.354      ; 213.206    ;
; -134.785 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.744    ;
; -134.764 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.723    ;
; -134.734 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.693    ;
; -134.668 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.627    ;
; -134.572 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.531    ;
; -134.551 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.510    ;
; -134.548 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.507    ;
; -134.527 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.486    ;
; -134.521 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.480    ;
; -134.513 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.336      ; 171.884    ;
; -134.497 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.456    ;
; -134.474 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.433    ;
; -134.455 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.414    ;
; -134.453 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.412    ;
; -134.431 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.390    ;
; -134.423 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.382    ;
; -134.415 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.374    ;
; -134.394 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.353    ;
; -134.364 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.323    ;
; -134.357 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.316    ;
; -134.300 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.336      ; 171.671    ;
; -134.298 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 171.257    ;
; -134.276 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.336      ; 171.647    ;
; -134.202 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.336      ; 171.573    ;
; -134.191 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.335      ; 171.561    ;
; -134.143 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.336      ; 171.514    ;
; -134.011 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 170.970    ;
; -133.990 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.076     ; 170.949    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -32.480 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 28.905     ;
; -32.392 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 28.817     ;
; -32.371 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.558     ; 28.803     ;
; -32.362 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.581     ; 28.771     ;
; -32.342 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.782     ;
; -32.323 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.753     ;
; -32.321 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.553     ; 28.758     ;
; -32.314 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.744     ;
; -32.314 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.569     ; 28.735     ;
; -32.288 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.565     ; 28.713     ;
; -32.283 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.558     ; 28.715     ;
; -32.275 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.585     ; 28.680     ;
; -32.274 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.581     ; 28.683     ;
; -32.273 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.551     ; 28.712     ;
; -32.254 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.694     ;
; -32.235 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.665     ;
; -32.233 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.553     ; 28.670     ;
; -32.226 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.656     ;
; -32.226 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.569     ; 28.647     ;
; -32.199 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.564     ; 28.625     ;
; -32.187 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.585     ; 28.592     ;
; -32.185 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.551     ; 28.624     ;
; -32.179 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.558     ; 28.611     ;
; -32.170 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.581     ; 28.579     ;
; -32.150 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.590     ;
; -32.131 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.561     ;
; -32.129 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.553     ; 28.566     ;
; -32.122 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.552     ;
; -32.122 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.569     ; 28.543     ;
; -32.090 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.557     ; 28.523     ;
; -32.083 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.585     ; 28.488     ;
; -32.081 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.580     ; 28.491     ;
; -32.081 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.551     ; 28.520     ;
; -32.069 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 28.486     ;
; -32.066 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.564     ; 28.492     ;
; -32.061 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.549     ; 28.502     ;
; -32.042 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.473     ;
; -32.040 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 28.478     ;
; -32.033 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.464     ;
; -32.033 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.568     ; 28.455     ;
; -31.994 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.584     ; 28.400     ;
; -31.992 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.432     ;
; -31.981 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 28.398     ;
; -31.962 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.564     ; 28.388     ;
; -31.957 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.557     ; 28.390     ;
; -31.948 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.580     ; 28.358     ;
; -31.928 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.549     ; 28.369     ;
; -31.925 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.355     ;
; -31.915 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.566     ; 28.339     ;
; -31.909 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.340     ;
; -31.907 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 28.345     ;
; -31.900 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.331     ;
; -31.900 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.568     ; 28.322     ;
; -31.877 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 28.294     ;
; -31.875 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.555     ; 28.310     ;
; -31.861 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.584     ; 28.267     ;
; -31.859 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.299     ;
; -31.853 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.557     ; 28.286     ;
; -31.844 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.580     ; 28.254     ;
; -31.837 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.267     ;
; -31.827 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.566     ; 28.251     ;
; -31.824 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.549     ; 28.265     ;
; -31.823 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.253     ;
; -31.818 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.564     ; 28.244     ;
; -31.806 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.617     ; 28.179     ;
; -31.805 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.236     ;
; -31.803 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 28.241     ;
; -31.798 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.617     ; 28.171     ;
; -31.796 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.227     ;
; -31.796 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.568     ; 28.218     ;
; -31.794 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.561     ; 28.223     ;
; -31.790 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.601     ; 28.179     ;
; -31.788 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 28.206     ;
; -31.787 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.555     ; 28.222     ;
; -31.784 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 28.184     ;
; -31.782 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.601     ; 28.171     ;
; -31.779 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 28.174     ;
; -31.776 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.590     ; 28.176     ;
; -31.771 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 28.166     ;
; -31.757 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.584     ; 28.163     ;
; -31.755 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.550     ; 28.195     ;
; -31.741 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.551     ; 28.180     ;
; -31.739 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.576     ; 28.153     ;
; -31.735 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 28.152     ;
; -31.735 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.165     ;
; -31.733 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.560     ; 28.163     ;
; -31.731 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.576     ; 28.145     ;
; -31.730 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.564     ; 28.156     ;
; -31.727 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.618     ; 28.099     ;
; -31.727 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 28.144     ;
; -31.724 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.547     ; 28.167     ;
; -31.723 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.566     ; 28.147     ;
; -31.711 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.602     ; 28.099     ;
; -31.706 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.561     ; 28.135     ;
; -31.705 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 28.104     ;
; -31.702 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.563     ; 28.129     ;
; -31.700 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.596     ; 28.094     ;
; -31.694 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.563     ; 28.121     ;
; -31.684 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 28.115     ;
; -31.683 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.555     ; 28.118     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.257 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.479      ;
; -6.202 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.420      ;
; -6.156 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.374      ;
; -6.147 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.374      ;
; -6.128 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.355      ;
; -6.127 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.354      ;
; -6.127 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.349      ;
; -6.124 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 7.337      ;
; -6.097 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.324      ;
; -6.093 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 7.303      ;
; -6.077 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.304      ;
; -6.073 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 7.245      ;
; -6.072 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.290      ;
; -6.065 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.287      ;
; -6.055 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.269      ;
; -6.051 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.241      ;
; -6.045 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.267      ;
; -6.037 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.255      ;
; -6.033 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.260      ;
; -6.027 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.241      ;
; -6.017 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.244      ;
; -6.016 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.238      ;
; -6.014 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 7.203      ;
; -6.009 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.228      ;
; -6.008 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.208      ;
; -6.001 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.223      ;
; -5.999 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 7.209      ;
; -5.998 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.225      ;
; -5.997 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.188      ; 7.224      ;
; -5.996 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.219      ;
; -5.982 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.196      ;
; -5.981 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.198      ;
; -5.979 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 7.151      ;
; -5.976 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.199      ;
; -5.968 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.191      ;
; -5.967 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 7.172      ;
; -5.966 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 7.170      ;
; -5.963 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.171      ; 7.173      ;
; -5.950 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.189      ; 7.178      ;
; -5.948 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.171      ;
; -5.947 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.165      ;
; -5.947 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.128      ; 7.114      ;
; -5.943 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.133      ; 7.115      ;
; -5.943 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 7.156      ;
; -5.940 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 7.141      ;
; -5.940 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.163      ;
; -5.939 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.156      ;
; -5.933 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 7.141      ;
; -5.932 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.155      ;
; -5.930 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.189      ; 7.158      ;
; -5.927 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.150      ;
; -5.921 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.135      ;
; -5.921 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.111      ;
; -5.920 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 7.109      ;
; -5.911 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.129      ;
; -5.908 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.131      ;
; -5.907 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.130      ;
; -5.904 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.127      ;
; -5.898 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 7.104      ;
; -5.891 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.109      ;
; -5.890 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 7.080      ;
; -5.888 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 7.072      ;
; -5.886 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.189      ; 7.114      ;
; -5.884 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.107      ;
; -5.884 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 7.073      ;
; -5.884 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.106      ;
; -5.884 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 7.097      ;
; -5.882 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 7.094      ;
; -5.878 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.078      ;
; -5.878 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 7.046      ;
; -5.873 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 7.079      ;
; -5.870 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 7.076      ;
; -5.864 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.086      ;
; -5.862 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.085      ;
; -5.858 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 7.043      ;
; -5.856 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 7.063      ;
; -5.856 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 7.070      ;
; -5.855 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.078      ;
; -5.853 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 7.021      ;
; -5.852 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 7.063      ;
; -5.850 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.129      ; 7.018      ;
; -5.847 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 7.047      ;
; -5.845 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.191      ; 7.075      ;
; -5.842 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.184      ; 7.065      ;
; -5.836 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.165      ; 7.040      ;
; -5.833 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 7.046      ;
; -5.832 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 7.005      ;
; -5.831 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 7.017      ;
; -5.829 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.051      ;
; -5.828 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.208      ; 7.075      ;
; -5.824 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 7.041      ;
; -5.820 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.042      ;
; -5.819 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 7.004      ;
; -5.817 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.036      ;
; -5.816 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.047      ;
; -5.815 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 7.020      ;
; -5.815 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 7.010      ;
; -5.813 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.031      ;
; -5.810 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.162      ; 7.011      ;
; -5.810 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.032      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.838 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.760      ;
; -0.830 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.752      ;
; -0.827 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.749      ;
; -0.811 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.733      ;
; -0.739 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.661      ;
; -0.735 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.657      ;
; -0.704 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.626      ;
; -0.696 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.618      ;
; -0.696 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.618      ;
; -0.520 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.365      ; 1.883      ;
; -0.432 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.365      ; 1.795      ;
; -0.428 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.365      ; 1.791      ;
; -0.384 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.365      ; 1.747      ;
; -0.296 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.365      ; 1.659      ;
; -0.256 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.095     ; 1.159      ;
; -0.225 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.147      ;
; -0.223 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.145      ;
; -0.220 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.142      ;
; -0.198 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.120      ;
; -0.196 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 1.118      ;
; 0.150  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.076     ; 0.772      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.413 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.078     ; 1.333      ;
; -0.088 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.825      ; 3.633      ;
; 0.148  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.078     ; 0.772      ;
; 0.481  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.825      ; 3.564      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.203 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.203 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.957 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.377      ;
; -1.916 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.418      ;
; -1.912 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.422      ;
; -1.781 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.553      ;
; -1.766 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.568      ;
; -1.755 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.579      ;
; -1.714 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.620      ;
; -1.708 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.626      ;
; -1.658 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 1.651      ;
; -1.539 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.795      ;
; -1.456 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.878      ;
; -1.441 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.893      ;
; -1.386 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.948      ;
; -1.366 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 1.968      ;
; -1.084 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.979      ; 2.240      ;
; -1.004 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.305      ;
; -0.942 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.980      ; 2.383      ;
; -0.937 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.988      ; 2.396      ;
; -0.934 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.396      ;
; -0.924 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.985      ; 2.406      ;
; -0.898 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.411      ;
; -0.850 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.484      ;
; -0.849 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.485      ;
; -0.847 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.487      ;
; -0.804 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.530      ;
; -0.785 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.980      ; 2.540      ;
; -0.777 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.990      ; 2.558      ;
; -0.760 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.574      ;
; -0.746 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.588      ;
; -0.731 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.603      ;
; -0.705 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.629      ;
; -0.704 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.605      ;
; -0.704 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.989      ; 2.630      ;
; -0.651 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.926      ; 2.723      ;
; -0.642 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.667      ;
; -0.569 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.926      ; 2.805      ;
; -0.511 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.798      ;
; -0.508 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.964      ; 2.801      ;
; 0.409  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.674      ;
; 0.413  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.678      ;
; 0.448  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.713      ;
; 0.502  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.618      ;
; 0.502  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.618      ;
; 0.504  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.926      ; 3.646      ;
; 0.517  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.926      ; 3.659      ;
; 0.536  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.652      ;
; 0.536  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.900      ; 3.652      ;
; 0.605  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.870      ;
; 0.631  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.894      ;
; 0.634  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 0.897      ;
; 0.640  ; C_int[14]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.904      ;
; 0.642  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.907      ;
; 0.643  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.907      ;
; 0.644  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.908      ;
; 0.644  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.786      ;
; 0.645  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.909      ;
; 0.645  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.910      ;
; 0.646  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.910      ;
; 0.652  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 3.768      ;
; 0.652  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 3.768      ;
; 0.694  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.959      ;
; 0.696  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.961      ;
; 0.696  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.838      ;
; 0.733  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 3.849      ;
; 0.733  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.900      ; 3.849      ;
; 0.796  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_B[6] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[6] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.796  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.938      ;
; 0.799  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.062      ;
; 0.801  ; SP_B                             ; vdata_C[6] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.066      ;
; 0.802  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.067      ;
; 0.805  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.068      ;
; 0.810  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.952      ;
; 0.810  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.926      ; 3.952      ;
; 0.816  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.081      ;
; 0.827  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.092      ;
; 0.836  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.101      ;
; 0.836  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.082      ; 1.104      ;
; 0.841  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.104      ;
; 0.843  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.108      ;
; 0.844  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.109      ;
; 0.846  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.077      ; 1.109      ;
; 0.853  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.094      ; 1.133      ;
; 0.856  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.121      ;
; 0.858  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.082      ; 1.126      ;
; 0.875  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
; 0.875  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
; 0.875  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
; 0.875  ; href                             ; vdata[6]   ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
; 0.875  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
; 0.875  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 2.911      ; 4.002      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.782 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 3.847      ; 3.281      ;
; -0.781 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 3.847      ; 3.282      ;
; -0.505 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.819      ; 3.752      ;
; -0.167 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 3.847      ; 3.396      ;
; -0.141 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 3.847      ; 3.422      ;
; -0.020 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.020 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.819      ; 4.015      ;
; -0.003 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.819      ; 3.754      ;
; 0.066  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.846      ; 4.128      ;
; 0.086  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.847      ; 4.149      ;
; 0.087  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.847      ; 4.150      ;
; 0.213  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.846      ; 4.275      ;
; 0.277  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.842      ; 4.335      ;
; 0.278  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.842      ; 4.336      ;
; 0.297  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.841      ; 4.354      ;
; 0.345  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.842      ; 4.403      ;
; 0.409  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.079      ; 0.674      ;
; 0.410  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.531  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.531  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.819      ; 4.066      ;
; 0.613  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.846      ; 4.175      ;
; 0.630  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.847      ; 4.193      ;
; 0.631  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.847      ; 4.194      ;
; 0.664  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.928      ;
; 0.665  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.929      ;
; 0.665  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.929      ;
; 0.666  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.666  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.930      ;
; 0.669  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.933      ;
; 0.669  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.933      ;
; 0.687  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.951      ;
; 0.691  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.955      ;
; 0.803  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.846      ; 4.365      ;
; 0.832  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 1.075      ; 2.123      ;
; 0.843  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 1.075      ; 2.134      ;
; 0.851  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.842      ; 4.409      ;
; 0.851  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.842      ; 4.409      ;
; 0.867  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.842      ; 4.425      ;
; 0.902  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.841      ; 4.459      ;
; 0.983  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.247      ;
; 0.984  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.248      ;
; 0.985  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.249      ;
; 0.985  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.249      ;
; 0.985  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.249      ;
; 0.985  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.249      ;
; 0.995  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.259      ;
; 0.996  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.260      ;
; 0.996  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.260      ;
; 0.996  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.260      ;
; 0.998  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.262      ;
; 0.999  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.263      ;
; 1.000  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.264      ;
; 1.000  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.264      ;
; 1.000  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.264      ;
; 1.000  ; vadr[4]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.264      ;
; 1.000  ; vadr[10]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.264      ;
; 1.002  ; vadr[0]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.266      ;
; 1.004  ; vadr[8]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.268      ;
; 1.004  ; vadr[6]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.268      ;
; 1.006  ; vadr[13]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.270      ;
; 1.107  ; vadr[5]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.371      ;
; 1.108  ; vadr[1]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.372      ;
; 1.109  ; vadr[3]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 1.373      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.005 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.914      ;
; 0.039  ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.958      ;
; 0.363  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.022      ;
; 0.389  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.674      ;
; 0.393  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.678      ;
; 0.405  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.112      ;
; 0.412  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.118      ;
; 0.415  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.119      ;
; 0.429  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.088      ;
; 0.434  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.438  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.702      ;
; 0.440  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.704      ;
; 0.441  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.705      ;
; 0.441  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.368      ;
; 0.443  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.707      ;
; 0.443  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.370      ;
; 0.548  ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.833      ;
; 0.591  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.876      ;
; 0.607  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.871      ;
; 0.616  ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.880      ;
; 0.631  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.289      ;
; 0.647  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.305      ;
; 0.658  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.922      ;
; 0.668  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.326      ;
; 0.682  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.336      ;
; 0.683  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.004      ;
; 0.684  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.391      ;
; 0.685  ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.970      ;
; 0.689  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.010      ;
; 0.726  ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.011      ;
; 0.727  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.384      ;
; 0.729  ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.014      ;
; 0.764  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.463      ;
; 0.764  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.421      ;
; 0.772  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.468      ;
; 0.773  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.776  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.469      ;
; 0.778  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.099      ;
; 0.780  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.044      ;
; 0.785  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.443      ;
; 0.789  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.110      ;
; 0.832  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.786      ; 2.173      ;
; 0.861  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.786      ; 2.202      ;
; 0.880  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.538      ;
; 0.887  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 0.707      ;
; 0.899  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.604      ;
; 0.900  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.606      ;
; 0.913  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.566      ;
; 0.914  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.571      ;
; 0.916  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.622      ;
; 0.923  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 2.270      ;
; 0.926  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.629      ;
; 0.928  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 2.275      ;
; 0.939  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.644      ;
; 0.944  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.600      ;
; 0.944  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.603      ;
; 0.948  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.607      ;
; 0.948  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.601      ;
; 0.949  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.656      ;
; 0.950  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.608      ;
; 0.968  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.625      ;
; 0.971  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 2.291      ;
; 0.974  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.675      ;
; 0.976  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.634      ;
; 0.979  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.638      ;
; 0.981  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.637      ;
; 0.986  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.691      ;
; 0.987  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.643      ;
; 0.996  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.765      ; 2.316      ;
; 1.002  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.659      ;
; 1.003  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.661      ;
; 1.013  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.670      ;
; 1.015  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.721      ;
; 1.025  ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.310      ;
; 1.035  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.693      ;
; 1.036  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.737      ;
; 1.037  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.736      ;
; 1.037  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.691      ;
; 1.041  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.691      ;
; 1.042  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.694      ;
; 1.042  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.738      ;
; 1.046  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.705      ;
; 1.053  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.703      ;
; 1.055  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.714      ;
; 1.055  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.714      ;
; 1.056  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.715      ;
; 1.064  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 0.884      ;
; 1.082  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.729      ;
; 1.091  ; cs[0]                             ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.376      ;
; 1.131  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.837      ;
; 1.133  ; RAM_CLEAN_2:RAM_inst_M|Mux34~1    ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.305     ; 1.014      ;
; 1.135  ; RAM_CLEAN_2:RAM_inst_M|Mux34~4    ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.305     ; 1.016      ;
; 1.135  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.820      ;
; 1.141  ; oddframe_d1                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 0.961      ;
; 1.146  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.826      ;
; 1.152  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.827      ;
; 1.160  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.791      ; 2.506      ;
; 1.181  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.791      ; 2.527      ;
; 1.196  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.515      ;
; 1.204  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.853      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.040 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.934      ; 3.422      ;
; 0.414 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.078      ; 0.678      ;
; 0.570 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.934      ; 3.452      ;
; 0.956 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.078      ; 1.220      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.678      ;
; 0.504 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.536      ; 1.226      ;
; 0.519 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.536      ; 1.241      ;
; 0.632 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.536      ; 1.354      ;
; 0.645 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.907      ;
; 0.645 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.907      ;
; 0.645 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.907      ;
; 0.647 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.536      ; 1.369      ;
; 0.650 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.095      ; 0.931      ;
; 0.653 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.536      ; 1.375      ;
; 0.661 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.923      ;
; 0.664 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 0.926      ;
; 0.964 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.226      ;
; 0.975 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.237      ;
; 0.975 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.237      ;
; 0.979 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.241      ;
; 0.981 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.243      ;
; 0.985 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.247      ;
; 1.088 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.350      ;
; 1.103 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.365      ;
; 1.109 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.076      ; 1.371      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.449 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.449 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 0.121  ; 0.356        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; 0.121  ; 0.356        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.317  ; 0.505        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~1                                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]                                                       ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[2]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[6]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~86                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~88                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~98                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~78                                                    ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~80                                                    ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~82                                                    ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~84                                                    ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                     ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~52                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~90                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~54                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~92                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~56                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~94                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~58                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~96                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~60                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~100                                                  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~62                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~102                                                  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~64                                                   ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~44                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~46                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d2                                                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d3                                                                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d2                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 18.268 ; 18.456       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 18.268 ; 18.456       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[0]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[10]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[11]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[12]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[13]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[14]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[15]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[1]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[3]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[5]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[6]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[8]    ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[9]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[10]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[11]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]   ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[7]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[8]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[9]    ;
; 18.272 ; 18.460       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[4] ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[17]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[12]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[13]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[14]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[15]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[16]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[17]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[18]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[19]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[20]   ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[0]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[1]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[2]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[3]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[4]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[5]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]    ;
; 18.274 ; 18.462       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[7]    ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.863  ; 3.772  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.592  ; 0.576  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.997  ; 5.220  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.203  ; 1.207  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.359  ; 1.412  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.957  ; 3.355  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.748  ; 3.230  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.704  ; 3.157  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.534  ; 2.970  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.957  ; 3.355  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.496  ; 2.942  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.736  ; 3.166  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.513  ; 2.966  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.510  ; 2.959  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.420  ; 2.489  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 10.152 ; 10.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.293  ; 9.974  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 9.613  ; 10.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 9.213  ; 9.901  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.634  ; 10.352 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 9.490  ; 10.119 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 9.259  ; 9.929  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 9.700  ; 10.315 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 9.610  ; 10.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 10.033 ; 10.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.439  ; 10.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 9.261  ; 9.849  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.817  ; 9.505  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 9.759  ; 10.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 10.152 ; 10.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.755  ; 10.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.206  ; 6.682  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.352  ; 6.888  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.978  ; 6.527  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.383  ; 6.548  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.539  ; 6.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.137  ; 7.364  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.752  ; 0.637  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; -0.010 ; -0.061 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.689  ; 0.575  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.532 ; -0.566 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.547 ; -0.534 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.743 ; -2.116 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -2.072 ; -2.511 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -2.104 ; -2.552 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.859 ; -2.266 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.812 ; -2.204 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.743 ; -2.116 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.781 ; -2.186 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.861 ; -2.273 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.775 ; -2.172 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; -0.130 ; -0.147 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -5.094 ; -5.537 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -6.685 ; -7.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -6.987 ; -7.566 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -6.599 ; -7.127 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -6.656 ; -7.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -6.719 ; -7.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -6.480 ; -6.901 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -6.794 ; -7.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -6.643 ; -7.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -7.271 ; -7.874 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -6.686 ; -7.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -6.519 ; -7.020 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -6.548 ; -6.975 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -6.707 ; -7.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -5.342 ; -5.873 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -5.094 ; -5.537 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.141 ; -4.546 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.445 ; -4.933 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -4.154 ; -4.642 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -3.188 ; -3.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.820 ; -1.783 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.352 ; -1.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.652 ; 10.659 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 11.247 ; 11.305 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 14.666 ; 14.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 11.688 ; 11.882 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 12.322 ; 12.336 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 14.666 ; 14.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 13.892 ; 13.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.955 ; 11.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 13.149 ; 13.121 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 11.618 ; 11.601 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 12.614 ; 12.609 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 13.376 ; 13.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.918 ; 12.016 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.385 ; 12.288 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 10.218 ; 10.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.505 ; 11.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.007 ; 12.158 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 11.858 ; 11.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.633 ; 10.577 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 7.565  ; 7.502  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.351  ; 8.346  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 10.167 ; 10.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 12.064 ; 12.074 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.275 ; 10.280 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.845 ; 10.897 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 4.949  ; 4.956  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 6.420  ; 6.539  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.417  ; 6.513  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 8.678  ; 8.730  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 8.138  ; 7.997  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 7.793  ; 7.751  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 7.834  ; 7.847  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 6.340  ; 6.295  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 7.295  ; 7.258  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 7.358  ; 7.346  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 7.229  ; 7.251  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 7.829  ; 7.746  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 7.165  ; 7.113  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 7.726  ; 7.620  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 6.810  ; 6.783  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.136  ; 7.101  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 4.949  ; 4.956  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.015  ; 6.032  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 6.959  ; 7.098  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 6.126  ; 6.107  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 11.603 ; 11.611 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+-----------------+--------+-------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR     ; FF     ;
+------------+-----------------+--------+-------+--------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 8.382  ; 8.298 ; 8.879  ; 8.795  ;
; AMAmem_csx ; AMAmem_data[1]  ; 8.382  ; 8.298 ; 8.879  ; 8.795  ;
; AMAmem_csx ; AMAmem_data[2]  ; 8.179  ; 8.107 ; 8.671  ; 8.599  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.518  ; 8.446 ; 9.046  ; 8.974  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.518  ; 8.446 ; 9.046  ; 8.974  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[11] ; 9.235  ; 9.163 ; 9.758  ; 9.686  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.562  ; 9.490 ; 10.079 ; 10.007 ;
; AMAmem_csx ; AMAmem_data[13] ; 8.889  ; 8.817 ; 9.413  ; 9.341  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.889  ; 8.817 ; 9.413  ; 9.341  ;
; AMAmem_csx ; AMAmem_data[15] ; 9.236  ; 9.164 ; 9.759  ; 9.687  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.738 ;       ;        ; 12.194 ;
+------------+-----------------+--------+-------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 8.096  ; 8.012 ; 8.579 ; 8.495  ;
; AMAmem_csx ; AMAmem_data[1]  ; 8.096  ; 8.012 ; 8.579 ; 8.495  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.904  ; 7.832 ; 8.383 ; 8.311  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.542  ; 8.470 ; 9.040 ; 8.968  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.230  ; 8.158 ; 8.743 ; 8.671  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.542  ; 8.470 ; 9.040 ; 8.968  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.602  ; 8.530 ; 9.092 ; 9.020  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.230  ; 8.158 ; 8.743 ; 8.671  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.542  ; 8.470 ; 9.040 ; 8.968  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.602  ; 8.530 ; 9.092 ; 9.020  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.602  ; 8.530 ; 9.092 ; 9.020  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.918  ; 8.846 ; 9.427 ; 9.355  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.233  ; 9.161 ; 9.735 ; 9.663  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.586  ; 8.514 ; 9.095 ; 9.023  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.586  ; 8.514 ; 9.095 ; 9.023  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.919  ; 8.847 ; 9.428 ; 9.356  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.275 ;       ;       ; 11.716 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.782 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.773          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.773        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.023          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.023        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.026          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.026        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 5.38 MHz    ; 5.38 MHz        ; clk_llc                                              ;                                                               ;
; 126.18 MHz  ; 126.18 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 157.7 MHz   ; 157.7 MHz       ; clk_div[1]                                           ;                                                               ;
; 627.75 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 805.8 MHz   ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -148.687 ; -1865.330     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -27.952  ; -10521.021    ;
; clk_div[1]                                           ; -5.341   ; -313.901      ;
; vadr[14]                                             ; -0.593   ; -1.965        ;
; clk_llc2                                             ; -0.241   ; -0.241        ;
; href                                                 ; 0.320    ; 0.000         ;
; odd                                                  ; 0.320    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.552 ; -20.713       ;
; clk_div[1]                                           ; -0.681 ; -1.688        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.192 ; -0.192        ;
; clk_llc2                                             ; 0.153  ; 0.000         ;
; vadr[14]                                             ; 0.353  ; 0.000         ;
; href                                                 ; 0.382  ; 0.000         ;
; odd                                                  ; 0.382  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.649 ; -176.061      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.676  ; 0.000         ;
; clk_llc                                              ; 18.301 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -148.687 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.673    ;
; -148.672 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.658    ;
; -148.667 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.653    ;
; -148.652 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.638    ;
; -148.627 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.613    ;
; -148.617 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.603    ;
; -148.607 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.593    ;
; -148.597 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.583    ;
; -148.581 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.567    ;
; -148.574 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.560    ;
; -148.573 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.559    ;
; -148.566 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.552    ;
; -148.559 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.545    ;
; -148.558 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.544    ;
; -148.521 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.507    ;
; -148.514 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.500    ;
; -148.513 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.499    ;
; -148.511 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.497    ;
; -148.504 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.490    ;
; -148.503 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.489    ;
; -148.496 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.482    ;
; -148.481 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.467    ;
; -148.458 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.815    ;
; -148.438 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.795    ;
; -148.436 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.422    ;
; -148.426 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.412    ;
; -148.352 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.709    ;
; -148.345 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.702    ;
; -148.344 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.701    ;
; -148.338 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.324    ;
; -148.323 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.309    ;
; -148.278 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.264    ;
; -148.268 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 185.254    ;
; -148.267 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.624    ;
; -148.228 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.583    ;
; -148.208 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.563    ;
; -148.122 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.477    ;
; -148.115 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.470    ;
; -148.114 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.469    ;
; -148.109 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.466    ;
; -148.037 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.392    ;
; -147.948 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.934    ;
; -147.937 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.923    ;
; -147.933 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.919    ;
; -147.923 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.286    ;
; -147.922 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.908    ;
; -147.903 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.266    ;
; -147.888 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.874    ;
; -147.879 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 185.234    ;
; -147.878 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.864    ;
; -147.877 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.863    ;
; -147.867 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.051     ; 184.853    ;
; -147.817 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.180    ;
; -147.810 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.173    ;
; -147.809 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.172    ;
; -147.732 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 185.095    ;
; -147.719 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.076    ;
; -147.708 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.320      ; 185.065    ;
; -147.574 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.937    ;
; -147.489 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 184.844    ;
; -147.478 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.318      ; 184.833    ;
; -147.415 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.778    ;
; -147.395 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.758    ;
; -147.309 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.672    ;
; -147.302 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.665    ;
; -147.301 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.664    ;
; -147.224 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.587    ;
; -147.184 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.547    ;
; -147.173 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.536    ;
; -147.066 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.429    ;
; -146.676 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.039    ;
; -146.665 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.326      ; 184.028    ;
; -111.383 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 148.354    ;
; -111.368 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 148.339    ;
; -111.323 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 148.294    ;
; -111.313 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 148.284    ;
; -111.154 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 148.496    ;
; -111.038 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 148.009    ;
; -111.023 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.994    ;
; -110.982 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.953    ;
; -110.978 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.949    ;
; -110.968 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.939    ;
; -110.967 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.938    ;
; -110.967 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.938    ;
; -110.952 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.923    ;
; -110.928 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.899    ;
; -110.924 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.303      ; 148.264    ;
; -110.922 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.893    ;
; -110.913 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.884    ;
; -110.912 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.883    ;
; -110.907 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.878    ;
; -110.897 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.868    ;
; -110.868 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.839    ;
; -110.858 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.829    ;
; -110.809 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 148.151    ;
; -110.753 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 148.095    ;
; -110.738 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 148.080    ;
; -110.699 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 148.041    ;
; -110.680 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.651    ;
; -110.665 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.066     ; 147.636    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -27.952 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.931     ; 25.000     ;
; -27.880 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.931     ; 24.928     ;
; -27.878 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 24.911     ;
; -27.877 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.931     ;
; -27.813 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 24.874     ;
; -27.806 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 24.839     ;
; -27.805 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.859     ;
; -27.802 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.857     ;
; -27.796 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.931     ; 24.844     ;
; -27.795 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.928     ; 24.846     ;
; -27.787 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.935     ; 24.831     ;
; -27.785 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.838     ;
; -27.777 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.950     ; 24.806     ;
; -27.756 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 24.813     ;
; -27.741 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 24.802     ;
; -27.730 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.785     ;
; -27.723 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.928     ; 24.774     ;
; -27.722 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 24.755     ;
; -27.721 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.770     ;
; -27.721 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.775     ;
; -27.715 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.935     ; 24.759     ;
; -27.713 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.766     ;
; -27.705 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.950     ; 24.734     ;
; -27.684 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 24.741     ;
; -27.657 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 24.718     ;
; -27.647 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.945     ; 24.681     ;
; -27.646 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.701     ;
; -27.646 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.701     ;
; -27.639 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.928     ; 24.690     ;
; -27.631 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.935     ; 24.675     ;
; -27.629 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.682     ;
; -27.621 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.950     ; 24.650     ;
; -27.615 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.664     ;
; -27.607 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.939     ; 24.647     ;
; -27.600 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 24.657     ;
; -27.582 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.917     ; 24.644     ;
; -27.571 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.923     ; 24.627     ;
; -27.564 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.927     ; 24.616     ;
; -27.556 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.934     ; 24.601     ;
; -27.554 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.608     ;
; -27.546 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.949     ; 24.576     ;
; -27.541 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.945     ; 24.575     ;
; -27.540 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.595     ;
; -27.535 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.939     ; 24.575     ;
; -27.530 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.579     ;
; -27.525 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.921     ; 24.583     ;
; -27.488 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.541     ;
; -27.476 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.917     ; 24.538     ;
; -27.465 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.923     ; 24.521     ;
; -27.463 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.983     ; 24.459     ;
; -27.458 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.927     ; 24.510     ;
; -27.456 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.945     ; 24.490     ;
; -27.455 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.924     ; 24.510     ;
; -27.451 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.939     ; 24.491     ;
; -27.450 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.934     ; 24.495     ;
; -27.449 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.983     ; 24.445     ;
; -27.448 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.502     ;
; -27.447 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.496     ;
; -27.444 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 24.501     ;
; -27.440 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.949     ; 24.470     ;
; -27.419 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.921     ; 24.477     ;
; -27.416 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.469     ;
; -27.402 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.966     ; 24.415     ;
; -27.398 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.955     ; 24.422     ;
; -27.393 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.943     ; 24.429     ;
; -27.391 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.445     ;
; -27.391 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.917     ; 24.453     ;
; -27.390 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.960     ; 24.409     ;
; -27.388 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.966     ; 24.401     ;
; -27.386 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.984     ; 24.381     ;
; -27.384 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.955     ; 24.408     ;
; -27.380 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.923     ; 24.436     ;
; -27.379 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.943     ; 24.415     ;
; -27.376 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.938     ; 24.417     ;
; -27.376 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.960     ; 24.395     ;
; -27.375 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.424     ;
; -27.373 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.927     ; 24.425     ;
; -27.372 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 24.429     ;
; -27.367 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.928     ; 24.418     ;
; -27.365 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.942     ; 24.402     ;
; -27.365 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.934     ; 24.410     ;
; -27.363 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.417     ;
; -27.355 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.949     ; 24.385     ;
; -27.351 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.942     ; 24.388     ;
; -27.340 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.389     ;
; -27.336 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.983     ; 24.332     ;
; -27.334 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.921     ; 24.392     ;
; -27.332 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.926     ; 24.385     ;
; -27.326 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.927     ; 24.378     ;
; -27.326 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.949     ; 24.356     ;
; -27.326 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 24.375     ;
; -27.325 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.967     ; 24.337     ;
; -27.321 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.984     ; 24.316     ;
; -27.321 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.956     ; 24.344     ;
; -27.319 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.955     ; 24.343     ;
; -27.319 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.373     ;
; -27.317 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.925     ; 24.371     ;
; -27.316 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 24.351     ;
; -27.313 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.961     ; 24.331     ;
; -27.312 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.949     ; 24.342     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.341 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.517      ;
; -5.286 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.457      ;
; -5.277 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.448      ;
; -5.240 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.416      ;
; -5.231 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.412      ;
; -5.228 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.394      ;
; -5.222 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.403      ;
; -5.213 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.390      ;
; -5.213 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.389      ;
; -5.210 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.391      ;
; -5.204 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.381      ;
; -5.201 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.382      ;
; -5.182 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.140      ; 6.350      ;
; -5.177 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.348      ;
; -5.173 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.349      ;
; -5.173 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.140      ; 6.341      ;
; -5.165 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.337      ;
; -5.155 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.327      ;
; -5.155 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.326      ;
; -5.152 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.328      ;
; -5.151 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 6.279      ;
; -5.150 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.317      ;
; -5.142 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 6.270      ;
; -5.139 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.311      ;
; -5.124 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.287      ;
; -5.122 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.303      ;
; -5.110 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.292      ;
; -5.109 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.276      ;
; -5.104 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.250      ;
; -5.104 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.281      ;
; -5.101 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.282      ;
; -5.096 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 6.239      ;
; -5.095 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.272      ;
; -5.095 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.241      ;
; -5.093 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 6.216      ;
; -5.092 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 6.270      ;
; -5.092 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.269      ;
; -5.089 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.271      ;
; -5.080 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.257      ;
; -5.077 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 6.220      ;
; -5.077 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.250      ;
; -5.077 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.249      ;
; -5.074 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.251      ;
; -5.073 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.140      ; 6.241      ;
; -5.064 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.231      ;
; -5.063 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.235      ;
; -5.061 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.230      ;
; -5.059 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 6.212      ;
; -5.058 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.229      ;
; -5.056 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 6.209      ;
; -5.054 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.126      ; 6.208      ;
; -5.054 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.231      ;
; -5.046 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.210      ;
; -5.046 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.113      ; 6.187      ;
; -5.045 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.211      ;
; -5.042 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.100      ; 6.170      ;
; -5.037 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.209      ;
; -5.036 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.209      ;
; -5.033 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.210      ;
; -5.030 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.101      ; 6.159      ;
; -5.029 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 6.187      ;
; -5.020 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 6.178      ;
; -5.019 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.110      ; 6.157      ;
; -5.015 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.184      ;
; -5.015 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 6.139      ;
; -5.008 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.185      ;
; -5.005 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.169      ;
; -5.001 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.168      ;
; -4.998 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 6.160      ;
; -4.998 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.120      ; 6.146      ;
; -4.995 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.150      ; 6.173      ;
; -4.995 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.118      ; 6.141      ;
; -4.995 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 6.138      ;
; -4.993 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.134      ; 6.155      ;
; -4.992 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.165      ;
; -4.990 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.166      ;
; -4.989 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.166      ;
; -4.983 ; vadr_B[12] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.119      ; 6.130      ;
; -4.983 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.138      ; 6.149      ;
; -4.981 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 6.139      ;
; -4.974 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.155      ;
; -4.974 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 6.098      ;
; -4.973 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.132      ; 6.133      ;
; -4.972 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.144      ;
; -4.972 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.143      ; 6.143      ;
; -4.971 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.140      ;
; -4.971 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 6.124      ;
; -4.969 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.145      ;
; -4.968 ; vadr_B[8]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.114      ; 6.110      ;
; -4.964 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.156      ; 6.148      ;
; -4.962 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.139      ; 6.129      ;
; -4.961 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.125      ;
; -4.958 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.125      ; 6.111      ;
; -4.956 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.144      ; 6.128      ;
; -4.956 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.116      ; 6.100      ;
; -4.953 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.126      ; 6.107      ;
; -4.953 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.130      ; 6.111      ;
; -4.949 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.127      ; 6.104      ;
; -4.946 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.123      ;
; -4.945 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.132      ; 6.105      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.593 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.526      ;
; -0.589 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.522      ;
; -0.564 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.497      ;
; -0.531 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.464      ;
; -0.493 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.426      ;
; -0.490 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.423      ;
; -0.485 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.418      ;
; -0.481 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.414      ;
; -0.480 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 1.413      ;
; -0.273 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.605      ;
; -0.202 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.534      ;
; -0.199 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.531      ;
; -0.165 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.497      ;
; -0.094 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.332      ; 1.426      ;
; -0.080 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.084     ; 0.996      ;
; -0.050 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.983      ;
; -0.050 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.983      ;
; -0.045 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.978      ;
; -0.033 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.966      ;
; -0.033 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.966      ;
; 0.271  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.067     ; 0.662      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.241 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 1.174      ;
; 0.018  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.451      ; 3.131      ;
; 0.271  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 0.662      ;
; 0.423  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.451      ; 3.226      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.320 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.320 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.552 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.166      ;
; -1.522 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.197      ;
; -1.518 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.201      ;
; -1.404 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.314      ;
; -1.389 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.330      ;
; -1.377 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.342      ;
; -1.340 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.378      ;
; -1.328 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.391      ;
; -1.267 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 1.428      ;
; -1.202 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.516      ;
; -1.142 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.576      ;
; -1.132 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.587      ;
; -1.077 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 1.641      ;
; -1.066 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 1.653      ;
; -0.804 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.383      ; 1.906      ;
; -0.691 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 2.004      ;
; -0.679 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.384      ; 2.032      ;
; -0.663 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.387      ; 2.051      ;
; -0.634 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 2.061      ;
; -0.630 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.088      ;
; -0.629 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.388      ; 2.086      ;
; -0.614 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.104      ;
; -0.581 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 2.138      ;
; -0.577 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.141      ;
; -0.577 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.141      ;
; -0.548 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.540      ; 2.398      ;
; -0.541 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 2.178      ;
; -0.536 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.392      ; 2.183      ;
; -0.529 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.384      ; 2.182      ;
; -0.523 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.393      ; 2.197      ;
; -0.495 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.223      ;
; -0.493 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.225      ;
; -0.489 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.391      ; 2.229      ;
; -0.474 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.540      ; 2.472      ;
; -0.471 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 2.224      ;
; -0.448 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.369      ; 2.248      ;
; -0.261 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 2.434      ;
; -0.261 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.368      ; 2.434      ;
; 0.339  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.574      ;
; 0.353  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.588      ;
; 0.392  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.627      ;
; 0.460  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.540      ; 3.198      ;
; 0.502  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.517      ; 3.217      ;
; 0.503  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.517      ; 3.218      ;
; 0.521  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.517      ; 3.236      ;
; 0.521  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.517      ; 3.236      ;
; 0.539  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.775      ;
; 0.559  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.794      ;
; 0.562  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.797      ;
; 0.568  ; C_int[14]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.803      ;
; 0.573  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.808      ;
; 0.573  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.808      ;
; 0.573  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.808      ;
; 0.574  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.809      ;
; 0.574  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.809      ;
; 0.574  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.809      ;
; 0.586  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.540      ; 3.324      ;
; 0.602  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.517      ; 3.317      ;
; 0.603  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.517      ; 3.318      ;
; 0.611  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.847      ;
; 0.613  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.849      ;
; 0.636  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.374      ;
; 0.674  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.412      ;
; 0.678  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.914      ;
; 0.683  ; SP_B                             ; vdata_C[6] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.919      ;
; 0.684  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_B[6] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[6] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.684  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.422      ;
; 0.690  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.926      ;
; 0.698  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.517      ; 3.413      ;
; 0.698  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.517      ; 3.413      ;
; 0.699  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.437      ;
; 0.699  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.540      ; 3.437      ;
; 0.703  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.939      ;
; 0.713  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.947      ;
; 0.714  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.950      ;
; 0.715  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.951      ;
; 0.716  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.072      ; 0.956      ;
; 0.718  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.952      ;
; 0.729  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 0.978      ;
; 0.734  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.071      ; 0.973      ;
; 0.740  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.974      ;
; 0.748  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.066      ; 0.982      ;
; 0.763  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.999      ;
; 0.764  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 1.000      ;
; 0.785  ; B2_int[20]                       ; G_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.057      ; 1.010      ;
; 0.818  ; S_DATA[5]                        ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 1.067      ;
; 0.842  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 2.527      ; 3.567      ;
; 0.842  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 2.527      ; 3.567      ;
; 0.842  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 2.527      ; 3.567      ;
; 0.842  ; href                             ; vdata[6]   ; href                                                 ; clk_llc     ; 0.000        ; 2.527      ; 3.567      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.681 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 3.363      ; 2.880      ;
; -0.680 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 3.363      ; 2.881      ;
; -0.304 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.337      ; 3.429      ;
; -0.054 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.337      ; 3.179      ;
; -0.026 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 3.363      ; 3.035      ;
; -0.023 ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.362      ; 3.537      ;
; -0.002 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 3.363      ; 3.059      ;
; 0.048  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.048  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.337      ; 3.583      ;
; 0.104  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.363      ; 3.665      ;
; 0.105  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.363      ; 3.666      ;
; 0.125  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.362      ; 3.685      ;
; 0.193  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.357      ; 3.748      ;
; 0.230  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.358      ; 3.786      ;
; 0.231  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.358      ; 3.787      ;
; 0.231  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.358      ; 3.787      ;
; 0.338  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.338  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.068      ; 0.574      ;
; 0.588  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.822      ;
; 0.591  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.825      ;
; 0.591  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.825      ;
; 0.591  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.825      ;
; 0.591  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.825      ;
; 0.592  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.826      ;
; 0.592  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.826      ;
; 0.592  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.826      ;
; 0.592  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.826      ;
; 0.593  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.827      ;
; 0.594  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.828      ;
; 0.595  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.829      ;
; 0.610  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.844      ;
; 0.611  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 0.845      ;
; 0.641  ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.641  ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.337      ; 3.676      ;
; 0.647  ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.362      ; 3.707      ;
; 0.652  ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.363      ; 3.713      ;
; 0.653  ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.363      ; 3.714      ;
; 0.745  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 0.916      ; 1.859      ;
; 0.751  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 0.916      ; 1.865      ;
; 0.843  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.362      ; 3.903      ;
; 0.844  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.358      ; 3.900      ;
; 0.845  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.358      ; 3.901      ;
; 0.853  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.358      ; 3.909      ;
; 0.864  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.098      ;
; 0.864  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.098      ;
; 0.864  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.098      ;
; 0.865  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.099      ;
; 0.865  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.099      ;
; 0.869  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.103      ;
; 0.869  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.103      ;
; 0.870  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.104      ;
; 0.870  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.104      ;
; 0.870  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.104      ;
; 0.870  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.104      ;
; 0.871  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.105      ;
; 0.871  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.105      ;
; 0.878  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.112      ;
; 0.878  ; vadr[4]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.112      ;
; 0.878  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.112      ;
; 0.879  ; vadr[10]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.113      ;
; 0.883  ; vadr[0]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.117      ;
; 0.884  ; vadr[8]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.118      ;
; 0.885  ; vadr[6]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.119      ;
; 0.888  ; vadr[13]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.122      ;
; 0.890  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.357      ; 3.945      ;
; 0.955  ; vadr[5]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.189      ;
; 0.959  ; vadr[1]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.193      ;
; 0.960  ; vadr[3]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.066      ; 1.194      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.192 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 0.815      ;
; -0.177 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 0.830      ;
; 0.171  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.185      ;
; 0.212  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.226      ;
; 0.321  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.574      ;
; 0.335  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.588      ;
; 0.372  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.939      ;
; 0.387  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.732      ;
; 0.392  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.628      ;
; 0.395  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.631      ;
; 0.397  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.633      ;
; 0.398  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.634      ;
; 0.400  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.636      ;
; 0.408  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.017      ;
; 0.417  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.024      ;
; 0.419  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.025      ;
; 0.427  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.994      ;
; 0.460  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.805      ;
; 0.470  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.815      ;
; 0.492  ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.745      ;
; 0.505  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 1.869      ;
; 0.526  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.779      ;
; 0.540  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.776      ;
; 0.548  ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.784      ;
; 0.554  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 1.899      ;
; 0.578  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.145      ;
; 0.580  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.147      ;
; 0.587  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.823      ;
; 0.593  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.866      ; 1.962      ;
; 0.600  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.167      ;
; 0.606  ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.859      ;
; 0.620  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.841      ; 1.964      ;
; 0.633  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 1.997      ;
; 0.642  ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.895      ;
; 0.643  ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.896      ;
; 0.647  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.256      ;
; 0.650  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.212      ;
; 0.669  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.866      ; 2.038      ;
; 0.686  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.250      ;
; 0.699  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.935      ;
; 0.705  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.941      ;
; 0.722  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.288      ;
; 0.727  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.291      ;
; 0.736  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.337      ;
; 0.744  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.343      ;
; 0.748  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.343      ;
; 0.750  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.841      ; 2.094      ;
; 0.753  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.320      ;
; 0.787  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.154      ;
; 0.796  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.403      ;
; 0.796  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.405      ;
; 0.800  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.366      ;
; 0.801  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.636      ;
; 0.803  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.365      ;
; 0.808  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.417      ;
; 0.819  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.425      ;
; 0.828  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.839      ; 2.170      ;
; 0.834  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.401      ;
; 0.838  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.445      ;
; 0.840  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.407      ;
; 0.841  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.405      ;
; 0.844  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.411      ;
; 0.844  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.406      ;
; 0.849  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.458      ;
; 0.865  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.432      ;
; 0.866  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.473      ;
; 0.873  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.439      ;
; 0.873  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.437      ;
; 0.873  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.440      ;
; 0.873  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.856      ; 2.232      ;
; 0.881  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.448      ;
; 0.883  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a2~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 2.215      ;
; 0.884  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.448      ;
; 0.893  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.457      ;
; 0.894  ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.147      ;
; 0.896  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.837      ; 2.236      ;
; 0.897  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.501      ;
; 0.897  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.852      ; 2.252      ;
; 0.903  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                                 ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.305      ;
; 0.903  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                                 ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.926      ; 2.305      ;
; 0.916  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.283      ;
; 0.919  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.526      ;
; 0.924  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.839      ; 2.266      ;
; 0.925  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.487      ;
; 0.935  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 2.280      ;
; 0.939  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.506      ;
; 0.942  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.506      ;
; 0.944  ; cs[0]                             ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.197      ;
; 0.952  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.518      ;
; 0.952  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.519      ;
; 0.952  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.787      ;
; 0.954  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.555      ;
; 0.955  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.512      ;
; 0.957  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a16~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.824      ; 2.284      ;
; 0.962  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.561      ;
; 0.962  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.566      ;
; 0.964  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.856      ; 2.323      ;
; 0.966  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.526      ;
; 0.971  ; RAM_CLEAN_2:RAM_inst_M|Mux34~1    ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.275     ; 0.864      ;
; 0.973  ; RAM_CLEAN_2:RAM_inst_M|Mux34~4    ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.276     ; 0.865      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc2'                                                               ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.543      ; 3.102      ;
; 0.353 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.588      ;
; 0.534 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.543      ; 2.983      ;
; 0.856 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 1.091      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.588      ;
; 0.434 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.483      ; 1.085      ;
; 0.443 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.483      ; 1.094      ;
; 0.539 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.483      ; 1.190      ;
; 0.547 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.483      ; 1.198      ;
; 0.554 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.483      ; 1.205      ;
; 0.572 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.807      ;
; 0.572 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.807      ;
; 0.573 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.808      ;
; 0.574 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.084      ; 0.826      ;
; 0.591 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.826      ;
; 0.592 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 0.827      ;
; 0.845 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.080      ;
; 0.845 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.080      ;
; 0.851 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.086      ;
; 0.852 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.087      ;
; 0.859 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.094      ;
; 0.866 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.101      ;
; 0.941 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.176      ;
; 0.949 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.184      ;
; 0.956 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.067      ; 1.191      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.382 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.382 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.245  ; 0.431        ; 0.186          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.350  ; 0.568        ; 0.218          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.156  ; 0.342        ; 0.186          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.436  ; 0.654        ; 0.218          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
; 0.694  ; 0.694        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; 0.211  ; 0.444        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 0.212  ; 0.445        ; 0.233          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.080  ; 0.298        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.110  ; 0.328        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.110  ; 0.328        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.110  ; 0.328        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.110  ; 0.328        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.110  ; 0.328        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.480  ; 0.666        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.480  ; 0.666        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.480  ; 0.666        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.480  ; 0.666        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.480  ; 0.666        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.508  ; 0.694        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.654  ; 0.654        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.676 ; 4.894        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]                                                       ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[0]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[1]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[2]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[3]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[4]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[5]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[6]                                                                                            ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d1                                                                                      ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~1                                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~90                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~92                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~94                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~96                                                   ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~100                                                  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~102                                                  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                   ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]                                                      ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                     ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]                                                       ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                     ;
; 4.706 ; 4.924        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~7                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~6                                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~10                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~12                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~14                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~52                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~16                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~54                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~18                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~56                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~20                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~58                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~22                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~60                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~24                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~62                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~26                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~64                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~44                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~6                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~46                                                    ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~8                                                     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[0]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[1]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[2]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[3]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[4]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[5]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[6]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[7]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; DELTA[8]    ;
; 18.301 ; 18.519       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 18.301 ; 18.519       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; MAX[0]      ;
; 18.301 ; 18.519       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; MAX[1]      ;
; 18.302 ; 18.520       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[10]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[11]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[12]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[13]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[14]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[15]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[16]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[17]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[18]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[19]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[20]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[6]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[7]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[8]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[9]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[8]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; BK_B        ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_H         ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_L         ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[0]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[1]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[2]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[3]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[4]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[6]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MAX[7]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[1]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[3]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[4]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[5]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[6]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_MIN[7]    ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[18]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[19]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[20]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[0] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[1] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[3] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[5] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[6] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[7] ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[4]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[5]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DATA[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[0]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[1]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[2]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[31]  ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[3]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[4]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[5]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[6]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; H_DIFF[7]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[10]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[11]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[12]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[13]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[14]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[15]   ;
; 18.303 ; 18.489       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[16]   ;
+--------+--------------+----------------+------------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.282 ; 3.537 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.516 ; 0.656 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.513 ; 4.608 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.135 ; 1.187 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.238 ; 1.342 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.517 ; 2.643 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.334 ; 2.515 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.301 ; 2.460 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.122 ; 2.327 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.517 ; 2.643 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.094 ; 2.297 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.315 ; 2.480 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.114 ; 2.326 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.113 ; 2.315 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.163 ; 2.311 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 8.745 ; 8.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.079 ; 8.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 8.360 ; 8.477 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 7.992 ; 8.085 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 8.389 ; 8.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.250 ; 8.257 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.042 ; 8.092 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.431 ; 8.432 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.349 ; 8.467 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.745 ; 8.814 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.191 ; 8.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 8.029 ; 8.035 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 7.629 ; 7.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.491 ; 8.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 8.577 ; 8.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 8.401 ; 8.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 5.118 ; 5.310 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 5.288 ; 5.472 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 4.915 ; 5.180 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 5.519 ; 5.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.622 ; 5.748 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.137 ; 6.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.651  ; 0.496  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; -0.078 ; -0.171 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.593  ; 0.383  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.532 ; -0.551 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.490 ; -0.616 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.444 ; -1.573 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.733 ; -1.937 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.765 ; -1.978 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.544 ; -1.708 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.507 ; -1.648 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.444 ; -1.573 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.475 ; -1.624 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.558 ; -1.715 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.475 ; -1.618 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; -0.104 ; -0.241 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -4.207 ; -4.354 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -5.745 ; -5.726 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -6.002 ; -6.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.644 ; -5.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -5.691 ; -5.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -5.757 ; -5.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -5.558 ; -5.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -5.803 ; -5.775 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -5.667 ; -5.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -6.257 ; -6.351 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -5.703 ; -5.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -5.555 ; -5.617 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -5.589 ; -5.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -5.749 ; -5.606 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -4.432 ; -4.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -4.207 ; -4.354 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -3.326 ; -3.489 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -3.633 ; -3.808 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.332 ; -3.570 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -2.678 ; -2.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.399 ; -1.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -0.988 ; -1.125 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.309  ; 9.055  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 9.782  ; 9.691  ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 13.328 ; 13.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.574 ; 10.390 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 11.107 ; 10.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 13.328 ; 13.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 12.598 ; 12.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 10.829 ; 10.573 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 11.924 ; 11.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.517 ; 10.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 11.412 ; 11.168 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 12.155 ; 11.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 10.670 ; 10.376 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 11.228 ; 10.847 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 9.221  ; 8.654  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 10.217 ; 9.850  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 10.885 ; 10.419 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 10.704 ; 10.437 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 9.621  ; 9.257  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.738  ; 6.549  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.460  ; 7.267  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 8.997  ; 8.969  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.598 ; 10.352 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------------+------------+--------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 8.945  ; 8.699 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 9.397  ; 9.309 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 4.426  ; 4.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 5.770  ; 5.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 5.756  ; 5.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 7.840  ; 7.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 7.254  ; 6.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 7.004  ; 6.777 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 7.094  ; 6.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.686  ; 5.398 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 6.561  ; 6.324 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.598  ; 6.407 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 6.428  ; 6.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 7.075  ; 6.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 6.448  ; 6.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.936  ; 6.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 6.030  ; 5.841 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 6.434  ; 6.222 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 4.426  ; 4.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 5.371  ; 5.221 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 6.249  ; 6.129 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.477  ; 5.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.156 ; 9.919 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.030  ; 6.986 ; 7.251 ; 7.207  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.030  ; 6.986 ; 7.251 ; 7.207  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.877  ; 6.794 ; 7.107 ; 7.024  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.486  ; 7.403 ; 7.682 ; 7.599  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.189  ; 7.106 ; 7.423 ; 7.340  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.486  ; 7.403 ; 7.682 ; 7.599  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.541  ; 7.458 ; 7.734 ; 7.651  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.189  ; 7.106 ; 7.423 ; 7.340  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.486  ; 7.403 ; 7.682 ; 7.599  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.541  ; 7.458 ; 7.734 ; 7.651  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.541  ; 7.458 ; 7.734 ; 7.651  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.840  ; 7.757 ; 8.038 ; 7.955  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.140  ; 8.057 ; 8.310 ; 8.227  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.525  ; 7.442 ; 7.739 ; 7.656  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.525  ; 7.442 ; 7.739 ; 7.656  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.841  ; 7.758 ; 8.039 ; 7.956  ;
; AMAmem_csx ; AMAmem_waitx    ; 10.115 ;       ;       ; 10.144 ;
+------------+-----------------+--------+-------+-------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.786 ; 6.742 ; 7.002 ; 6.958 ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.786 ; 6.742 ; 7.002 ; 6.958 ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.644 ; 6.561 ; 6.867 ; 6.784 ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.229 ; 7.146 ; 7.420 ; 7.337 ;
; AMAmem_csx ; AMAmem_data[4]  ; 6.943 ; 6.860 ; 7.171 ; 7.088 ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.229 ; 7.146 ; 7.420 ; 7.337 ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.281 ; 7.198 ; 7.470 ; 7.387 ;
; AMAmem_csx ; AMAmem_data[7]  ; 6.943 ; 6.860 ; 7.171 ; 7.088 ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.229 ; 7.146 ; 7.420 ; 7.337 ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.281 ; 7.198 ; 7.470 ; 7.387 ;
; AMAmem_csx ; AMAmem_data[10] ; 7.281 ; 7.198 ; 7.470 ; 7.387 ;
; AMAmem_csx ; AMAmem_data[11] ; 7.569 ; 7.486 ; 7.761 ; 7.678 ;
; AMAmem_csx ; AMAmem_data[12] ; 7.856 ; 7.773 ; 8.022 ; 7.939 ;
; AMAmem_csx ; AMAmem_data[13] ; 7.266 ; 7.183 ; 7.475 ; 7.392 ;
; AMAmem_csx ; AMAmem_data[14] ; 7.266 ; 7.183 ; 7.475 ; 7.392 ;
; AMAmem_csx ; AMAmem_data[15] ; 7.569 ; 7.486 ; 7.762 ; 7.679 ;
; AMAmem_csx ; AMAmem_waitx    ; 9.690 ;       ;       ; 9.709 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.170 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 7.991          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 7.991        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.221          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.221        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.225          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.225        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_llc                                              ; -63.077 ; -733.152      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.089 ; -5946.119     ;
; clk_div[1]                                           ; -2.594  ; -143.190      ;
; clk_llc2                                             ; 0.161   ; 0.000         ;
; vadr[14]                                             ; 0.162   ; 0.000         ;
; href                                                 ; 0.642   ; 0.000         ;
; odd                                                  ; 0.642   ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.106 ; -17.355       ;
; clk_div[1]                                           ; -0.417 ; -1.757        ;
; clk_llc2                                             ; -0.114 ; -0.114        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.078 ; -0.078        ;
; vadr[14]                                             ; 0.180  ; 0.000         ;
; href                                                 ; 0.197  ; 0.000         ;
; odd                                                  ; 0.197  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.100        ;
; href                                                 ; -3.000 ; -4.000        ;
; odd                                                  ; -3.000 ; -4.000        ;
; clk_div[1]                                           ; -1.000 ; -85.000       ;
; vadr[14]                                             ; -1.000 ; -6.000        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.745  ; 0.000         ;
; clk_llc                                              ; 17.946 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc'                                                                ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -63.077 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.074    ;
; -63.073 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.070    ;
; -63.061 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.058    ;
; -63.040 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.037    ;
; -63.036 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.033    ;
; -63.024 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.021    ;
; -63.019 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 100.016    ;
; -62.982 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.979     ;
; -62.977 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.158    ;
; -62.962 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.959     ;
; -62.958 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.955     ;
; -62.946 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.943     ;
; -62.940 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.121    ;
; -62.937 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.934     ;
; -62.933 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.930     ;
; -62.929 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.926     ;
; -62.925 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.922     ;
; -62.924 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.921     ;
; -62.921 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.918     ;
; -62.920 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.917     ;
; -62.913 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.910     ;
; -62.908 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.905     ;
; -62.904 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.901     ;
; -62.879 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.876     ;
; -62.871 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.868     ;
; -62.866 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.863     ;
; -62.862 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.043    ;
; -62.837 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.018    ;
; -62.829 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.010    ;
; -62.824 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 100.005    ;
; -62.792 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.789     ;
; -62.788 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.785     ;
; -62.781 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.960     ;
; -62.776 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.773     ;
; -62.744 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.923     ;
; -62.734 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.731     ;
; -62.692 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 99.873     ;
; -62.666 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.845     ;
; -62.646 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.643     ;
; -62.642 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.639     ;
; -62.641 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.820     ;
; -62.639 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.636     ;
; -62.635 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.819     ;
; -62.635 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.632     ;
; -62.633 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.812     ;
; -62.630 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.627     ;
; -62.628 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.807     ;
; -62.623 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.620     ;
; -62.598 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.782     ;
; -62.588 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.585     ;
; -62.581 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.028     ; 99.578     ;
; -62.546 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 99.727     ;
; -62.539 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.156      ; 99.720     ;
; -62.520 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.704     ;
; -62.496 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.675     ;
; -62.495 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.679     ;
; -62.487 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.671     ;
; -62.482 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.666     ;
; -62.350 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.529     ;
; -62.350 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.534     ;
; -62.343 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.154      ; 99.522     ;
; -62.333 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.517     ;
; -62.296 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.480     ;
; -62.218 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.402     ;
; -62.204 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.388     ;
; -62.197 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.381     ;
; -62.193 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.377     ;
; -62.185 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.369     ;
; -62.180 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.364     ;
; -62.048 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.232     ;
; -61.902 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.086     ;
; -61.895 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.159      ; 99.079     ;
; -43.209 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.197     ;
; -43.205 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.193     ;
; -43.193 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.181     ;
; -43.151 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.139     ;
; -43.109 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.147      ; 80.281     ;
; -43.096 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.084     ;
; -43.092 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.080     ;
; -43.090 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.078     ;
; -43.086 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.074     ;
; -43.080 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.068     ;
; -43.074 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.062     ;
; -43.059 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.047     ;
; -43.055 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.043     ;
; -43.043 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.031     ;
; -43.038 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.026     ;
; -43.032 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.020     ;
; -43.032 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.020     ;
; -43.028 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.016     ;
; -43.016 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 80.004     ;
; -43.001 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 79.989     ;
; -42.996 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.147      ; 80.168     ;
; -42.990 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.147      ; 80.162     ;
; -42.974 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 79.962     ;
; -42.959 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.147      ; 80.131     ;
; -42.932 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.147      ; 80.104     ;
; -42.913 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.145      ; 80.083     ;
; -42.875 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 79.863     ;
; -42.871 ; H_DIFF[4]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.037     ; 79.859     ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -15.089 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.273     ;
; -15.082 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.266     ;
; -15.056 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.229     ;
; -15.049 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.222     ;
; -15.033 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.217     ;
; -15.032 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.225     ;
; -15.025 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.218     ;
; -15.000 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.173     ;
; -14.993 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.764     ; 13.188     ;
; -14.986 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.761     ; 13.184     ;
; -14.986 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.764     ; 13.181     ;
; -14.983 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.164     ;
; -14.980 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.772     ; 13.167     ;
; -14.979 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.761     ; 13.177     ;
; -14.977 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.146     ;
; -14.976 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.169     ;
; -14.976 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.157     ;
; -14.973 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.772     ; 13.160     ;
; -14.970 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.139     ;
; -14.969 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.762     ; 13.166     ;
; -14.962 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 13.153     ;
; -14.962 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.762     ; 13.159     ;
; -14.955 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 13.146     ;
; -14.952 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.136     ;
; -14.937 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.764     ; 13.132     ;
; -14.930 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.761     ; 13.128     ;
; -14.927 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.108     ;
; -14.926 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 13.079     ;
; -14.924 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.087     ;
; -14.924 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.772     ; 13.111     ;
; -14.921 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.090     ;
; -14.919 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.092     ;
; -14.916 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.801     ; 13.074     ;
; -14.916 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 13.069     ;
; -14.914 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.077     ;
; -14.913 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.762     ; 13.110     ;
; -14.910 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.046     ;
; -14.906 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 13.097     ;
; -14.906 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.801     ; 13.064     ;
; -14.900 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 13.036     ;
; -14.895 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.088     ;
; -14.894 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.063     ;
; -14.889 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.073     ;
; -14.884 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.053     ;
; -14.881 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.775     ; 13.065     ;
; -14.879 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 13.032     ;
; -14.877 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.058     ;
; -14.877 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.040     ;
; -14.875 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.056     ;
; -14.870 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.782     ; 13.047     ;
; -14.869 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.774     ; 13.054     ;
; -14.869 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.801     ; 13.027     ;
; -14.868 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.049     ;
; -14.867 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.048     ;
; -14.863 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 12.999     ;
; -14.860 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.782     ; 13.037     ;
; -14.859 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.774     ; 13.044     ;
; -14.856 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.029     ;
; -14.856 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.764     ; 13.051     ;
; -14.852 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 13.005     ;
; -14.850 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.013     ;
; -14.850 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.013     ;
; -14.849 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.761     ; 13.047     ;
; -14.848 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.786     ; 13.021     ;
; -14.847 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.016     ;
; -14.846 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.027     ;
; -14.844 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.013     ;
; -14.843 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.772     ; 13.030     ;
; -14.842 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.801     ; 13.000     ;
; -14.842 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 12.995     ;
; -14.840 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.009     ;
; -14.840 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.003     ;
; -14.840 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 13.003     ;
; -14.836 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 12.972     ;
; -14.834 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 13.003     ;
; -14.832 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.025     ;
; -14.832 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.762     ; 13.029     ;
; -14.832 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.801     ; 12.990     ;
; -14.830 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.011     ;
; -14.826 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.808     ; 12.977     ;
; -14.826 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.823     ; 12.962     ;
; -14.825 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.803     ; 12.981     ;
; -14.825 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 12.982     ;
; -14.825 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.768     ; 13.016     ;
; -14.824 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.766     ; 13.017     ;
; -14.823 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.782     ; 13.000     ;
; -14.822 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.814     ; 12.967     ;
; -14.822 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.774     ; 13.007     ;
; -14.820 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 12.989     ;
; -14.819 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 13.000     ;
; -14.816 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.808     ; 12.967     ;
; -14.815 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.803     ; 12.971     ;
; -14.815 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 12.972     ;
; -14.812 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.813     ; 12.958     ;
; -14.812 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.814     ; 12.957     ;
; -14.810 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.790     ; 12.979     ;
; -14.807 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 12.970     ;
; -14.803 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 12.984     ;
; -14.803 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.796     ; 12.966     ;
; -14.802 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.813     ; 12.948     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                              ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.594 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.672      ;
; -2.535 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.613      ;
; -2.508 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.582      ;
; -2.482 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.560      ;
; -2.474 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.525      ;
; -2.457 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.530      ;
; -2.453 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.543      ;
; -2.452 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.508      ;
; -2.449 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.523      ;
; -2.446 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.525      ;
; -2.437 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.059      ; 3.504      ;
; -2.434 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.522      ;
; -2.433 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.511      ;
; -2.433 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.505      ;
; -2.422 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.493      ;
; -2.418 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.496      ;
; -2.415 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.466      ;
; -2.415 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.487      ;
; -2.414 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.487      ;
; -2.403 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.067      ; 3.478      ;
; -2.403 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.477      ;
; -2.401 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.483      ;
; -2.399 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.472      ;
; -2.397 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.471      ;
; -2.394 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.484      ;
; -2.393 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.449      ;
; -2.389 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.472      ;
; -2.388 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.450      ;
; -2.387 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.466      ;
; -2.382 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.034      ; 3.424      ;
; -2.382 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.077      ; 3.467      ;
; -2.381 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.060      ; 3.449      ;
; -2.381 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.061      ; 3.450      ;
; -2.378 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.059      ; 3.445      ;
; -2.375 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.463      ;
; -2.372 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.060      ; 3.440      ;
; -2.371 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.454      ;
; -2.371 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.061      ; 3.440      ;
; -2.363 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.434      ;
; -2.362 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.413      ;
; -2.359 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.053      ; 3.420      ;
; -2.358 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.430      ;
; -2.357 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.055      ; 3.420      ;
; -2.352 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.435      ;
; -2.351 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.424      ;
; -2.348 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.438      ;
; -2.345 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.440      ;
; -2.344 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.067      ; 3.419      ;
; -2.342 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.424      ;
; -2.341 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.420      ;
; -2.341 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.415      ;
; -2.340 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.048      ; 3.396      ;
; -2.339 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.086      ; 3.433      ;
; -2.339 ; vadr_B[8]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.409      ;
; -2.337 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.038      ; 3.383      ;
; -2.333 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.049      ; 3.390      ;
; -2.331 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.426      ;
; -2.330 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.413      ;
; -2.329 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.417      ;
; -2.329 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.417      ;
; -2.329 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.391      ;
; -2.329 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.060      ; 3.397      ;
; -2.326 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.076      ; 3.410      ;
; -2.326 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.077      ; 3.411      ;
; -2.325 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.059      ; 3.392      ;
; -2.323 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.034      ; 3.365      ;
; -2.323 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.077      ; 3.408      ;
; -2.323 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.368      ;
; -2.323 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.038      ; 3.369      ;
; -2.319 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.392      ;
; -2.319 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.393      ;
; -2.317 ; vadr_B[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.060      ; 3.385      ;
; -2.317 ; vadr_B[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.061      ; 3.386      ;
; -2.316 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.077      ; 3.401      ;
; -2.315 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.393      ;
; -2.315 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.366      ;
; -2.313 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.060      ; 3.381      ;
; -2.313 ; vadr_B[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.061      ; 3.382      ;
; -2.312 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.395      ;
; -2.310 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.381      ;
; -2.309 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.066      ; 3.383      ;
; -2.307 ; vadr_B[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.389      ;
; -2.307 ; vadr_B[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.390      ;
; -2.305 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.377      ;
; -2.303 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.077      ; 3.388      ;
; -2.302 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.058      ; 3.368      ;
; -2.301 ; vadr_B[6]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.042      ; 3.351      ;
; -2.301 ; vadr_B[0]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.352      ;
; -2.300 ; vadr_B[1]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.054      ; 3.362      ;
; -2.300 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.053      ; 3.361      ;
; -2.298 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.349      ;
; -2.298 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.055      ; 3.361      ;
; -2.297 ; vadr_B[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.380      ;
; -2.296 ; vadr_B[10] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.378      ;
; -2.295 ; vadr_B[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.037      ; 3.340      ;
; -2.293 ; vadr_B[11] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.376      ;
; -2.291 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.104      ; 3.403      ;
; -2.291 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.067      ; 3.366      ;
; -2.289 ; vadr_B[9]  ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.041      ; 3.338      ;
; -2.289 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.043      ; 3.340      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc2'                                                              ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.161 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 1.391      ; 1.811      ;
; 0.359 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.591      ;
; 0.605 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.345      ;
; 0.851 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 1.391      ; 1.621      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'vadr[14]'                                                                  ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.788      ;
; 0.166 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.175 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.775      ;
; 0.178 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.772      ;
; 0.207 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.743      ;
; 0.210 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.239 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.711      ;
; 0.242 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.708      ;
; 0.243 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.707      ;
; 0.297 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.848      ;
; 0.338 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.807      ;
; 0.341 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.804      ;
; 0.361 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.784      ;
; 0.405 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.157      ; 0.740      ;
; 0.417 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.047     ; 0.524      ;
; 0.431 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.519      ;
; 0.432 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.432 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.443 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.443 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.605 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.345      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.642 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.106 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.611      ;
; -1.104 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.613      ;
; -1.094 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.623      ;
; -1.044 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.673      ;
; -1.041 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.676      ;
; -1.035 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.682      ;
; -1.016 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.701      ;
; -1.015 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.702      ;
; -0.978 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 0.725      ;
; -0.936 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.781      ;
; -0.896 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.821      ;
; -0.892 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.825      ;
; -0.864 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.853      ;
; -0.863 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 0.854      ;
; -0.755 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.472      ; 0.958      ;
; -0.695 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.008      ;
; -0.687 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.472      ; 1.026      ;
; -0.683 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.034      ;
; -0.681 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.036      ;
; -0.668 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.480      ; 1.053      ;
; -0.656 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.047      ;
; -0.650 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.067      ;
; -0.649 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.068      ;
; -0.649 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.068      ;
; -0.630 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.087      ;
; -0.624 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.473      ; 1.090      ;
; -0.614 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.103      ;
; -0.605 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.112      ;
; -0.596 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.121      ;
; -0.595 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.481      ; 1.127      ;
; -0.589 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.128      ;
; -0.588 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.476      ; 1.129      ;
; -0.575 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.128      ;
; -0.531 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.172      ;
; -0.491 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.212      ;
; -0.490 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.213      ;
; -0.388 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.438      ; 1.265      ;
; -0.212 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.438      ; 1.441      ;
; 0.175  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.296      ;
; 0.179  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.300      ;
; 0.191  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.312      ;
; 0.195  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.729      ;
; 0.195  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.729      ;
; 0.239  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 1.422      ; 1.773      ;
; 0.239  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 1.422      ; 1.773      ;
; 0.252  ; vpo_wrxd2                        ; vpo_wrxd3  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.374      ;
; 0.256  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.806      ;
; 0.266  ; Cr_Data1[0]                      ; A_int[5]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.386      ;
; 0.268  ; Cr_Data1[1]                      ; B1_int[7]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.388      ;
; 0.274  ; C_int[14]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.394      ;
; 0.275  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; A_int[10]                        ; R_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.275  ; C_int[10]                        ; B_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.395      ;
; 0.276  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.038      ; 0.396      ;
; 0.297  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.418      ;
; 0.299  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.420      ;
; 0.332  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.454      ;
; 0.332  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 1.438      ; 1.882      ;
; 0.336  ; SP_B                             ; vdata_C[6] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.458      ;
; 0.336  ; C_int[16]                        ; B_int[16]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.455      ;
; 0.339  ; C_int[17]                        ; B_int[17]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.458      ;
; 0.340  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.462      ;
; 0.343  ; O_B                              ; vdata_C[4] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.465      ;
; 0.343  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_B[6] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[6] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[4] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.343  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.438      ; 1.893      ;
; 0.348  ; B_B                              ; vdata_C[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.470      ;
; 0.349  ; C_int[12]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.468      ;
; 0.350  ; G_B                              ; vdata_C[2] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.472      ;
; 0.350  ; C_int[20]                        ; B_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.043      ; 0.475      ;
; 0.351  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.040      ; 0.473      ;
; 0.352  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.437      ; 1.901      ;
; 0.352  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.437      ; 1.901      ;
; 0.353  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.037      ; 0.472      ;
; 0.357  ; A_int[12]                        ; R_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.478      ;
; 0.358  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.049      ; 0.489      ;
; 0.360  ; Y_Data1[1]                       ; X_int[4]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.043      ; 0.485      ;
; 0.387  ; href                             ; vdata[0]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.387  ; href                             ; vdata[1]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.387  ; href                             ; vdata[3]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.387  ; href                             ; vdata[6]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.387  ; href                             ; vdata[8]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.387  ; href                             ; vdata[12]  ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.927      ;
; 0.392  ; B2_int[20]                       ; G_int[20]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.031      ; 0.505      ;
; 0.392  ; href                             ; vdata[5]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.932      ;
; 0.392  ; href                             ; vdata[9]   ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.932      ;
; 0.392  ; href                             ; vdata[10]  ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.932      ;
; 0.392  ; href                             ; vdata[11]  ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.932      ;
; 0.392  ; href                             ; vdata[13]  ; href                                                 ; clk_llc     ; 0.000        ; 1.428      ; 1.932      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                               ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.417 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 1.888      ; 1.583      ;
; -0.417 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 1.888      ; 1.583      ;
; -0.365 ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 1.869      ; 1.709      ;
; -0.034 ; odd        ; vadr[14]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[0]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[1]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[2]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[3]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[4]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[5]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[6]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[7]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[8]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[9]                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[10]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[11]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[12]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.034 ; odd        ; vadr[13]                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 1.869      ; 1.947      ;
; -0.030 ; href       ; vadr_B[5]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.888      ; 1.970      ;
; -0.029 ; href       ; vadr_B[4]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.888      ; 1.971      ;
; -0.023 ; href       ; vadr_B[7]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.887      ; 1.976      ;
; 0.059  ; href       ; vadr_B[8]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.886      ; 2.057      ;
; 0.083  ; href       ; vadr_B[10]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.882      ; 2.077      ;
; 0.084  ; href       ; vadr_B[11]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.882      ; 2.078      ;
; 0.093  ; href       ; vadr_B[9]                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.882      ; 2.087      ;
; 0.102  ; href       ; vadr_B[12]                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.882      ; 2.096      ;
; 0.175  ; vadr_B[12] ; vadr_B[12]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[8]  ; vadr_B[8]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[7]  ; vadr_B[7]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[5]  ; vadr_B[5]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[4]  ; vadr_B[4]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.176  ; vadr_B[11] ; vadr_B[11]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[10] ; vadr_B[10]                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[9]  ; vadr_B[9]                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.284  ; vadr[5]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.284  ; vadr[1]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.285  ; vadr[12]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[11]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[9]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[7]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[4]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[3]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[2]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.286  ; vadr[10]   ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[8]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[6]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.295  ; vadr[13]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.415      ;
; 0.296  ; vadr[0]    ; vadr[0]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.416      ;
; 0.343  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; 0.000        ; 0.493      ; 0.948      ;
; 0.343  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; 0.000        ; 0.493      ; 0.948      ;
; 0.354  ; vadr[14]   ; vadr[14]                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 1.869      ; 1.928      ;
; 0.383  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1] ; href         ; clk_div[1]  ; -0.500       ; 1.888      ; 1.883      ;
; 0.396  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0] ; href         ; clk_div[1]  ; -0.500       ; 1.888      ; 1.896      ;
; 0.428  ; vadr[1]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; vadr[5]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.429  ; vadr[11]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[3]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[9]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[7]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.437  ; vadr[4]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[2]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[12]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.438  ; vadr[0]    ; vadr[1]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.438  ; vadr[10]   ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.439  ; vadr[13]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[8]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[6]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[4]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[2]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[12]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.440  ; vadr[0]    ; vadr[2]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.440  ; vadr[10]   ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.441  ; vadr[8]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.441  ; vadr[6]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.486  ; vadr[1]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.486  ; vadr[5]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.487  ; vadr[3]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[11]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[9]    ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[7]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.488  ; vadr[1]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.488  ; vadr[5]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.608      ;
; 0.489  ; vadr[3]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[11]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[9]    ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.489  ; vadr[7]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.609      ;
; 0.497  ; vadr[4]    ; vadr[7]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.617      ;
; 0.497  ; vadr[2]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.617      ;
; 0.498  ; vadr[0]    ; vadr[3]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.618      ;
; 0.498  ; vadr[10]   ; vadr[13]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.618      ;
; 0.499  ; vadr[8]    ; vadr[11]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.619      ;
; 0.499  ; vadr[6]    ; vadr[9]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.619      ;
; 0.499  ; vadr[4]    ; vadr[8]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.619      ;
; 0.499  ; vadr[2]    ; vadr[6]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.619      ;
; 0.500  ; vadr[0]    ; vadr[4]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.620      ;
; 0.500  ; vadr[10]   ; vadr[14]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.620      ;
; 0.501  ; vadr[8]    ; vadr[12]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.621      ;
; 0.501  ; vadr[6]    ; vadr[10]                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.621      ;
; 0.502  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]    ; href         ; clk_div[1]  ; 0.000        ; 1.876      ; 2.490      ;
; 0.546  ; vadr[1]    ; vadr[5]                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.666      ;
+--------+------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.114 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 1.446      ; 1.547      ;
; 0.180  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.300      ;
; 0.403  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.523      ;
; 0.551  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 1.446      ; 1.712      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.078 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.393      ;
; -0.032 ; vadr[14]                          ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.439      ;
; 0.104  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.584      ;
; 0.132  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.612      ;
; 0.147  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.465      ;
; 0.163  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.507      ;
; 0.166  ; cs[3]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.296      ;
; 0.168  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.486      ;
; 0.170  ; cs[0]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.300      ;
; 0.171  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.514      ;
; 0.173  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.515      ;
; 0.181  ; waitx_d5                          ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.302      ;
; 0.182  ; waitx_d3                          ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.303      ;
; 0.184  ; waitx_d7                          ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.305      ;
; 0.184  ; waitx_d6                          ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.305      ;
; 0.187  ; waitx_d2                          ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.308      ;
; 0.232  ; cs[3]                             ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.362      ;
; 0.251  ; cs[5]                             ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.381      ;
; 0.254  ; waitx_d9                          ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.375      ;
; 0.259  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.934      ;
; 0.260  ; waitx_d4                          ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.262  ; RAM_BUFF:RAM_inst_B|addr_prev[7]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.580      ;
; 0.263  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.581      ;
; 0.278  ; oddframe_d3                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.399      ;
; 0.282  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.600      ;
; 0.296  ; cs[1]                             ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.426      ;
; 0.296  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.972      ;
; 0.298  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.642      ;
; 0.306  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.618      ;
; 0.311  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.986      ;
; 0.313  ; cs[0]                             ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.443      ;
; 0.315  ; cs[1]                             ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.445      ;
; 0.319  ; oddframe_d2                       ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.440      ;
; 0.320  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.006      ;
; 0.322  ; waitx_d8                          ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.443      ;
; 0.322  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.636      ;
; 0.337  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.653      ;
; 0.339  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.653      ;
; 0.344  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.682      ;
; 0.352  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.669      ;
; 0.352  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.028      ;
; 0.356  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.689      ;
; 0.359  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.690      ;
; 0.360  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.050      ;
; 0.374  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.717      ;
; 0.375  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.049      ;
; 0.375  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.061      ;
; 0.376  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.720      ;
; 0.382  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.698      ;
; 0.383  ; waitx_d1                          ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.308      ;
; 0.385  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.727      ;
; 0.388  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.732      ;
; 0.388  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.700      ;
; 0.400  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.714      ;
; 0.402  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.714      ;
; 0.404  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.722      ;
; 0.405  ; RAM_BUFF:RAM_inst_B|addr_prev[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.749      ;
; 0.406  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.749      ;
; 0.407  ; RAM_BUFF:RAM_inst_B|addr_prev[2]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.725      ;
; 0.410  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.728      ;
; 0.418  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.735      ;
; 0.418  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.108      ;
; 0.425  ; RAM_BUFF:RAM_inst_B|addr_prev[5]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.741      ;
; 0.427  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.745      ;
; 0.428  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.745      ;
; 0.430  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.744      ;
; 0.430  ; RAM_BUFF:RAM_inst_B|addr_prev[4]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.744      ;
; 0.431  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.774      ;
; 0.439  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.779      ;
; 0.441  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.755      ;
; 0.442  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.116      ;
; 0.448  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.791      ;
; 0.448  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.766      ;
; 0.451  ; cs[0]                             ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.581      ;
; 0.455  ; RAM_BUFF:RAM_inst_B|addr_prev[6]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.767      ;
; 0.457  ; oddframe_d1                       ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.382      ;
; 0.461  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.778      ;
; 0.465  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.137      ;
; 0.466  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.782      ;
; 0.466  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.780      ;
; 0.470  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.159      ;
; 0.471  ; RAM_BUFF:RAM_inst_B|addr_prev[0]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.811      ;
; 0.472  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.810      ;
; 0.478  ; RAM_BUFF:RAM_inst_B|addr_prev[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.785      ;
; 0.481  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.814      ;
; 0.482  ; RAM_BUFF:RAM_inst_B|addr_prev[3]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.826      ;
; 0.483  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.793      ;
; 0.484  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.802      ;
; 0.485  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.803      ;
; 0.493  ; RAM_CLEAN_2:RAM_inst_M|Mux34~1    ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.134     ; 0.441      ;
; 0.494  ; RAM_CLEAN_2:RAM_inst_M|Mux34~4    ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 0.441      ;
; 0.494  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.801      ;
; 0.496  ; cs[0]                             ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.626      ;
; 0.499  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                                 ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.172      ;
; 0.499  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                                 ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.172      ;
; 0.501  ; oddframe_d1                       ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.426      ;
; 0.506  ; RAM_BUFF:RAM_inst_B|addr_prev[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.811      ;
; 0.523  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.199      ;
; 0.525  ; clk_div[1]                        ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_we_reg       ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.204      ;
; 0.529  ; RAM_BUFF:RAM_inst_B|addr_prev[1]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.845      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.300      ;
; 0.213 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.242      ; 0.537      ;
; 0.224 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.242      ; 0.548      ;
; 0.273 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.242      ; 0.598      ;
; 0.275 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.047      ; 0.404      ;
; 0.281 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.401      ;
; 0.282 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.402      ;
; 0.285 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.242      ; 0.609      ;
; 0.288 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.242      ; 0.612      ;
; 0.418 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.538      ;
; 0.426 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.546      ;
; 0.427 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.547      ;
; 0.429 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.550      ;
; 0.432 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.552      ;
; 0.476 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.596      ;
; 0.487 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.607      ;
; 0.490 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.610      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.197 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.197 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; -0.050 ; 0.134        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -0.050 ; 0.134        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.647  ; 0.863        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.647  ; 0.863        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.868  ; 0.868        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.868  ; 0.868        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.871  ; 0.871        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.071  ; 0.255        ; 0.184          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.527  ; 0.743        ; 0.216          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.745  ; 0.745        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.252  ; 0.252        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.525  ; 0.741        ; 0.216          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.743  ; 0.743        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 0.128  ; 0.358        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.443  ; 0.659        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a21~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 17.951 ; 18.135       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 17.952 ; 18.136       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 17.960 ; 18.144       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[0]      ;
; 17.960 ; 18.144       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[1]      ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]    ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[10]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[11]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[12]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[13]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[14]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[15]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[16]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[17]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[18]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[19]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[17]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[13]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[5]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[7]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[8]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[9]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[4] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[3] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[4] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[5] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[6] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cr_Data1[7] ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[18]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[19]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[20]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[0]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[10]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[11]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[12]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[13]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[14]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[15]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[1]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[3]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[5]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[6]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[8]    ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.974 ; 2.175 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.318 ; 0.518 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 2.487 ; 2.858 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.562 ; 0.849 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 0.607 ; 0.919 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 1.338 ; 1.975 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 1.267 ; 1.936 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.240 ; 1.902 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 1.158 ; 1.783 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.338 ; 1.975 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 1.135 ; 1.764 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.225 ; 1.865 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 1.149 ; 1.780 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 1.147 ; 1.780 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.190 ; 1.405 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 4.961 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 4.532 ; 5.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 4.690 ; 5.704 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 4.463 ; 5.435 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 4.657 ; 5.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 4.534 ; 5.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 4.450 ; 5.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 4.680 ; 5.634 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 4.636 ; 5.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 4.810 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 4.519 ; 5.486 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 4.414 ; 5.369 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 4.284 ; 5.239 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 4.690 ; 5.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 4.961 ; 5.678 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 4.727 ; 5.514 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 2.925 ; 3.635 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 3.006 ; 3.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 2.837 ; 3.539 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 3.098 ; 3.581 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 3.143 ; 3.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 3.479 ; 3.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.387  ; 0.087  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.004  ; -0.294 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.350  ; 0.084  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.225 ; -0.526 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.269 ; -0.545 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.775 ; -1.375 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.943 ; -1.567 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.965 ; -1.590 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.849 ; -1.462 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.816 ; -1.425 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.775 ; -1.375 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.786 ; -1.400 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.853 ; -1.472 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.780 ; -1.395 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; -0.102 ; -0.303 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.430 ; -3.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -3.159 ; -3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -3.349 ; -4.224 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -3.158 ; -3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -3.155 ; -3.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -3.180 ; -3.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -3.031 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -3.228 ; -3.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -3.162 ; -3.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -3.447 ; -4.327 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.197 ; -4.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -3.064 ; -3.854 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -3.066 ; -3.875 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -3.124 ; -3.859 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.555 ; -3.265 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.430 ; -3.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -1.968 ; -2.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.134 ; -2.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.005 ; -2.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.513 ; -1.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -0.982 ; -1.200 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -0.694 ; -0.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 5.178 ; 5.457 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.541 ; 5.715 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 7.292 ; 7.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 5.782 ; 6.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.160 ; 6.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 7.292 ; 7.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 6.861 ; 7.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 5.937 ; 6.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.587 ; 6.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.663 ; 5.906 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 6.320 ; 6.499 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 6.626 ; 6.828 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 5.797 ; 6.017 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.124 ; 6.297 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 4.852 ; 5.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 5.621 ; 5.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 5.750 ; 6.309 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 5.873 ; 6.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.103 ; 5.476 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 3.669 ; 3.806 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 4.047 ; 4.235 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 4.936 ; 5.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.791 ; 6.055 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 4.991 ; 5.259 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.338 ; 5.504 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.374 ; 2.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.092 ; 3.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.077 ; 3.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 4.114 ; 4.393 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.803 ; 3.986 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.691 ; 3.833 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.665 ; 3.865 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 2.988 ; 3.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 3.415 ; 3.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.436 ; 3.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.348 ; 3.522 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.708 ; 3.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.378 ; 3.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.597 ; 3.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.207 ; 3.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.399 ; 3.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.374 ; 2.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.925 ; 3.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.365 ; 3.642 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 2.976 ; 3.169 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.566 ; 5.820 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 4.109 ; 4.093 ; 4.799 ; 4.783 ;
; AMAmem_csx ; AMAmem_data[1]  ; 4.109 ; 4.093 ; 4.799 ; 4.783 ;
; AMAmem_csx ; AMAmem_data[2]  ; 4.009 ; 4.014 ; 4.682 ; 4.687 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.335 ; 4.340 ; 5.045 ; 5.050 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.190 ; 4.195 ; 4.887 ; 4.892 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.335 ; 4.340 ; 5.045 ; 5.050 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.369 ; 4.374 ; 5.080 ; 5.085 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.190 ; 4.195 ; 4.887 ; 4.892 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.335 ; 4.340 ; 5.045 ; 5.050 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.369 ; 4.374 ; 5.080 ; 5.085 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.369 ; 4.374 ; 5.080 ; 5.085 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.536 ; 4.541 ; 5.281 ; 5.286 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.696 ; 4.701 ; 5.461 ; 5.466 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.366 ; 4.371 ; 5.087 ; 5.092 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.366 ; 4.371 ; 5.087 ; 5.092 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.537 ; 4.542 ; 5.282 ; 5.287 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.632 ;       ;       ; 6.520 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.974 ; 3.958 ; 4.652 ; 4.636 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.974 ; 3.958 ; 4.652 ; 4.636 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.880 ; 3.885 ; 4.541 ; 4.546 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.054 ; 4.059 ; 4.738 ; 4.743 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.054 ; 4.059 ; 4.738 ; 4.743 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.386 ; 4.391 ; 5.116 ; 5.121 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.539 ; 4.544 ; 5.288 ; 5.293 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.222 ; 4.227 ; 4.930 ; 4.935 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.222 ; 4.227 ; 4.930 ; 4.935 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.386 ; 4.391 ; 5.117 ; 5.122 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.411 ;       ;       ; 6.275 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.717 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.879          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.879        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.039          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 9.039        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.040          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 9.040        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -178.179   ; -1.957  ; N/A      ; N/A     ; -3.000              ;
;  clk_div[1]                                           ; -6.257     ; -0.782  ; N/A      ; N/A     ; -2.710              ;
;  clk_llc                                              ; -178.179   ; -1.957  ; N/A      ; N/A     ; 17.946              ;
;  clk_llc2                                             ; -0.413     ; -0.114  ; N/A      ; N/A     ; -3.000              ;
;  href                                                 ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  odd                                                  ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -32.480    ; -0.192  ; N/A      ; N/A     ; 4.676               ;
;  vadr[14]                                             ; -0.838     ; 0.180   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -14912.807 ; -29.616 ; 0.0      ; 0.0     ; -200.9              ;
;  clk_div[1]                                           ; -368.761   ; -2.348  ; N/A      ; N/A     ; -179.050            ;
;  clk_llc                                              ; -2260.225  ; -27.263 ; N/A      ; N/A     ; 0.000               ;
;  clk_llc2                                             ; -0.413     ; -0.114  ; N/A      ; N/A     ; -5.570              ;
;  href                                                 ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  odd                                                  ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -12280.294 ; -0.192  ; N/A      ; N/A     ; 0.000               ;
;  vadr[14]                                             ; -3.114     ; 0.000   ; N/A      ; N/A     ; -7.710              ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.863  ; 3.772  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.592  ; 0.656  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.997  ; 5.220  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.203  ; 1.207  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.359  ; 1.412  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 2.957  ; 3.355  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.748  ; 3.230  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.704  ; 3.157  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 2.534  ; 2.970  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.957  ; 3.355  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.496  ; 2.942  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 2.736  ; 3.166  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.513  ; 2.966  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.510  ; 2.959  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.420  ; 2.489  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 10.152 ; 10.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.293  ; 9.974  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 9.613  ; 10.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 9.213  ; 9.901  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.634  ; 10.352 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 9.490  ; 10.119 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 9.259  ; 9.929  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 9.700  ; 10.315 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 9.610  ; 10.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 10.033 ; 10.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.439  ; 10.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 9.261  ; 9.849  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.817  ; 9.505  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 9.759  ; 10.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 10.152 ; 10.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.755  ; 10.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 6.206  ; 6.682  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.352  ; 6.888  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.978  ; 6.527  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.383  ; 6.548  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 6.539  ; 6.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.137  ; 7.364  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.752  ; 0.637  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.004  ; -0.061 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.689  ; 0.575  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.225 ; -0.526 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.269 ; -0.534 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.775 ; -1.375 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.943 ; -1.567 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -0.965 ; -1.590 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -0.849 ; -1.462 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.816 ; -1.425 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -0.775 ; -1.375 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -0.786 ; -1.400 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -0.853 ; -1.472 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.780 ; -1.395 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; -0.102 ; -0.147 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.430 ; -3.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -3.159 ; -3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -3.349 ; -4.224 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -3.158 ; -3.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -3.155 ; -3.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -3.180 ; -3.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -3.031 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -3.228 ; -3.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -3.162 ; -3.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -3.447 ; -4.327 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.197 ; -4.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -3.064 ; -3.854 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -3.066 ; -3.875 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -3.124 ; -3.859 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.555 ; -3.265 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.430 ; -3.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -1.968 ; -2.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.134 ; -2.818 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -2.005 ; -2.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.513 ; -1.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -0.982 ; -1.200 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -0.694 ; -0.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 10.652 ; 10.659 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 11.247 ; 11.305 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 14.666 ; 14.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 11.688 ; 11.882 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 12.322 ; 12.336 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 14.666 ; 14.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 13.892 ; 13.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.955 ; 11.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 13.149 ; 13.121 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 11.618 ; 11.601 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 12.614 ; 12.609 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 13.376 ; 13.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.918 ; 12.016 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.385 ; 12.288 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 10.218 ; 10.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.505 ; 11.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.007 ; 12.158 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 11.858 ; 11.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.633 ; 10.577 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 7.565  ; 7.502  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.351  ; 8.346  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 10.167 ; 10.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 12.064 ; 12.074 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 4.991 ; 5.259 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.338 ; 5.504 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.374 ; 2.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.092 ; 3.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.077 ; 3.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 4.114 ; 4.393 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 3.803 ; 3.986 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 3.691 ; 3.833 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.665 ; 3.865 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 2.988 ; 3.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 3.415 ; 3.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.436 ; 3.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 3.348 ; 3.522 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.708 ; 3.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 3.378 ; 3.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.597 ; 3.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 3.207 ; 3.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.399 ; 3.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.374 ; 2.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.925 ; 3.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.365 ; 3.642 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 2.976 ; 3.169 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 5.566 ; 5.820 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+-----------------+--------+-------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR     ; FF     ;
+------------+-----------------+--------+-------+--------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 8.382  ; 8.298 ; 8.879  ; 8.795  ;
; AMAmem_csx ; AMAmem_data[1]  ; 8.382  ; 8.298 ; 8.879  ; 8.795  ;
; AMAmem_csx ; AMAmem_data[2]  ; 8.179  ; 8.107 ; 8.671  ; 8.599  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.518  ; 8.446 ; 9.046  ; 8.974  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.518  ; 8.446 ; 9.046  ; 8.974  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.842  ; 8.770 ; 9.355  ; 9.283  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.905  ; 8.833 ; 9.409  ; 9.337  ;
; AMAmem_csx ; AMAmem_data[11] ; 9.235  ; 9.163 ; 9.758  ; 9.686  ;
; AMAmem_csx ; AMAmem_data[12] ; 9.562  ; 9.490 ; 10.079 ; 10.007 ;
; AMAmem_csx ; AMAmem_data[13] ; 8.889  ; 8.817 ; 9.413  ; 9.341  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.889  ; 8.817 ; 9.413  ; 9.341  ;
; AMAmem_csx ; AMAmem_data[15] ; 9.236  ; 9.164 ; 9.759  ; 9.687  ;
; AMAmem_csx ; AMAmem_waitx    ; 11.738 ;       ;        ; 12.194 ;
+------------+-----------------+--------+-------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.974 ; 3.958 ; 4.652 ; 4.636 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.974 ; 3.958 ; 4.652 ; 4.636 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.880 ; 3.885 ; 4.541 ; 4.546 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.054 ; 4.059 ; 4.738 ; 4.743 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.054 ; 4.059 ; 4.738 ; 4.743 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.193 ; 4.198 ; 4.889 ; 4.894 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.226 ; 4.231 ; 4.923 ; 4.928 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.386 ; 4.391 ; 5.116 ; 5.121 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.539 ; 4.544 ; 5.288 ; 5.293 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.222 ; 4.227 ; 4.930 ; 4.935 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.222 ; 4.227 ; 4.930 ; 4.935 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.386 ; 4.391 ; 5.117 ; 5.122 ;
; AMAmem_csx ; AMAmem_waitx    ; 5.411 ;       ;       ; 6.275 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AMAmem_waitx    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; vpo[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_csx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetx                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; odd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_rdx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_wrx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 3437  ; 3437 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 26 02:12:38 2018
Info: Command: quartus_sta SoC_Brain -c SoC_Brain
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_llc clk_llc
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vadr[14] vadr[14]
    Info (332105): create_clock -period 1.000 -name clk_div[1] clk_div[1]
    Info (332105): create_clock -period 1.000 -name href href
    Info (332105): create_clock -period 1.000 -name clk_llc2 clk_llc2
    Info (332105): create_clock -period 1.000 -name odd odd
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -178.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -178.179           -2260.225 clk_llc 
    Info (332119):   -32.480          -12280.294 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.257            -368.761 clk_div[1] 
    Info (332119):    -0.838              -3.114 vadr[14] 
    Info (332119):    -0.413              -0.413 clk_llc2 
    Info (332119):     0.203               0.000 href 
    Info (332119):     0.203               0.000 odd 
Info (332146): Worst-case hold slack is -1.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.957             -27.263 clk_llc 
    Info (332119):    -0.782              -2.348 clk_div[1] 
    Info (332119):    -0.005              -0.005 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.040               0.000 clk_llc2 
    Info (332119):     0.416               0.000 vadr[14] 
    Info (332119):     0.449               0.000 href 
    Info (332119):     0.449               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.710            -179.050 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.706               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.268               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.782 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -148.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -148.687           -1865.330 clk_llc 
    Info (332119):   -27.952          -10521.021 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.341            -313.901 clk_div[1] 
    Info (332119):    -0.593              -1.965 vadr[14] 
    Info (332119):    -0.241              -0.241 clk_llc2 
    Info (332119):     0.320               0.000 href 
    Info (332119):     0.320               0.000 odd 
Info (332146): Worst-case hold slack is -1.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.552             -20.713 clk_llc 
    Info (332119):    -0.681              -1.688 clk_div[1] 
    Info (332119):    -0.192              -0.192 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.153               0.000 clk_llc2 
    Info (332119):     0.353               0.000 vadr[14] 
    Info (332119):     0.382               0.000 href 
    Info (332119):     0.382               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.649            -176.061 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.676               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.301               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.170 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -63.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -63.077            -733.152 clk_llc 
    Info (332119):   -15.089           -5946.119 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.594            -143.190 clk_div[1] 
    Info (332119):     0.161               0.000 clk_llc2 
    Info (332119):     0.162               0.000 vadr[14] 
    Info (332119):     0.642               0.000 href 
    Info (332119):     0.642               0.000 odd 
Info (332146): Worst-case hold slack is -1.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.106             -17.355 clk_llc 
    Info (332119):    -0.417              -1.757 clk_div[1] 
    Info (332119):    -0.114              -0.114 clk_llc2 
    Info (332119):    -0.078              -0.078 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 vadr[14] 
    Info (332119):     0.197               0.000 href 
    Info (332119):     0.197               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.100 clk_llc2 
    Info (332119):    -3.000              -4.000 href 
    Info (332119):    -3.000              -4.000 odd 
    Info (332119):    -1.000             -85.000 clk_div[1] 
    Info (332119):    -1.000              -6.000 vadr[14] 
    Info (332119):     4.745               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.946               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.717 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5245 megabytes
    Info: Processing ended: Thu Jul 26 02:13:16 2018
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:39


