$date
	Sat Dec 06 17:36:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signextender_tb $end
$var wire 32 ! instr_out [31:0] $end
$var reg 3 " ext_type [2:0] $end
$var reg 32 # instr_in [31:0] $end
$scope module SE $end
$var wire 25 $ in [31:7] $end
$var wire 3 % sel_ext [2:0] $end
$var reg 32 & out [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 &
b0 %
b1010000000000001 $
b10100000000000010010011 #
b0 "
b101 !
$end
#10000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b1111111111110000000000001 $
b11111111111100000000000010010011 #
#20000
b100 !
b100 &
b10001001000100 $
b1 "
b1 %
b100010010001000100011 #
#30000
b1000 !
b1000 &
b100000100001000 $
b10 "
b10 %
b1000001000010001100011 #
#40000
b10010001101000101000000000000 !
b10010001101000101000000000000 &
b1001000110100010100000 $
b11 "
b11 %
b10010001101000101000000110111 #
#50000
b1000 !
b1000 &
b10000000000000001 $
b100 "
b100 %
b100000000000000011101111 #
#60000
