R. P. Feynman. 1986. Quantum mechanical computers. Found. Phys. 16, 6, 507--531.
A. Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 6 (1985), 3266--3276.
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits—a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]
Oleg Golubitsky , Dmitri Maslov, A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis, IEEE Transactions on Computers, v.61 n.9, p.1341-1353, September 2012[doi>10.1109/TC.2011.144]
M. Szyprowski and P. Kerntopf. 2011. Reducing quantum cost in reversible Toffoli circuits. In Proceedings of Reed-Muller 2011 Workshop, Tuusula, Finland, IEEE Computer Society, 127--136.
Z. Li, H. Chen, and X. Song. 2012. Efficient synthesis of optimal 3-qubit reversible circuits using bit operation. Int. J. Digit. Cont. Tech. Its Appl. 6, 11, 402--408.
D. Maslov. 2011. Reversible logic synthesis benchmarks page, http://www.cs.uvic.ca/∼dmaslov.
Z. Li, H. Chen, B. Xu, W. Liu, X. Song, and X. Xue. 2008. Fast algorithm for 4-qubit reversible logic circuits synthesis. In Proceedings of WCCI'08. 2202--2207.
Z. Li, H. Chen, G. Yang, and W. Liu. 2013. Efficient algorithms for optimal 4-bit reversible logic system synthesis. J. Appl. Math. 2013 Article ID 291410, doi.org/10.1155/2013/291410
L. Tran, N. Alhagi, M. Lukac, R. Fiszer, M. Hawash, Z. Li, and M. Perkowski. 2013. An approach to synthesis of reversible circuits based on combination of methods. Tech. Rep., ECE, Portland State University, Portland, OR.
D. Maslov , M. Saeedi, Reversible Circuit Optimization Via Leaving the Boolean Domain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.806-816, June 2011[doi>10.1109/TCAD.2011.2105555]
Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]
M. Perkowski, L. Jozwiak, P. Kerntopf, A. Mishchenko, and A. Al-Rabadi. 2001. A general decomposition for reversible logic. In Proceedings of 5th Reed-Muller Workshop. 119--138.
Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi, On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.428-436, March 09-11, 2007[doi>10.1109/ISVLSI.2007.72]
D. M. Miller. 2002. Spectral and two-place decomposition techniques in reversible logic. In Proceedings of 45th Midwest Symposium on Circuits and Systems (MWSCAS). 3, 1, 4--7.
Oleg Golubitsky , Sean M. Falconer , Dmitri Maslov, Synthesis of the optimal 4-bit reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837440]
Robert Wille , Daniel Groβe , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]
Guowu Yang , Fei Xie , William N. N. Hung , Xiaoyu Song , Marek A. Perkowski, Realization and synthesis of reversible functions, Theoretical Computer Science, v.412 n.17, p.1606-1613, April, 2011[doi>10.1016/j.tcs.2010.11.031]
A. Younes. 2011. Detection and elimination of non-trivial reversible identities. Int. J. Comput. Sci. Eng. Appl. 2, 4, 49--61.
Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]
A. Younes. 2012. Detection and elimination of non-trivial reversible identities. Int. J. Comput. Sci. Eng. Appl. 2, 4, 49--61.
Nouraddin Alhagi, M. Lukac, L. Tran, and M. Perkowski. 2012. Two-stage approach to the minimization of quantum circuits based on ESOP minimization and addition of a single ancilla qubit. In Proceedings of 21st ULSI'12.
Z. Li. 2013. 4-bit reversible logic synthesis benchmarks page, http://itedu.yzu.edu.cn/∼zli/4-bit.html.
