head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.14
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.12
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.10
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.8
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.6
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.3.0.6
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.4.0.4
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.2
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.3.0.4
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.2
	binutils-2_19-branchpoint:1.3
	binutils_latest_snapshot:1.4;
locks; strict;
comment	@# @;


1.4
date	2009.01.13.00.00.35;	author hjl;	state Exp;
branches;
next	1.3;

1.3
date	2008.05.23.00.18.52;	author hjl;	state Exp;
branches;
next	1.2;

1.2
date	2008.05.21.21.40.57;	author hjl;	state Exp;
branches;
next	1.1;

1.1
date	2008.04.23.16.01.10;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.4
log
@gas/testsuite/

2009-01-12  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/sse-noavx.s: Add tests for lfence, mfence and movnti.
	* gas/i386/x86-64-sse-noavx.s: Likewise.

	* gas/i386/sse-noavx.d: Updated.
	* gas/i386/x86-64-sse-noavx.d: Likewise.

opcodes/

2009-01-12  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
	* i386-tbl.h: Regenerated.
@
text
@#as: -msse-check=error
#objdump: -dw
#name: x86-64 SSE without AVX equivalent

.*:     file format .*

Disassembly of section .text:

0+ <_start>:
[ 	]*[a-f0-9]+:	48 0f c7 08          	cmpxchg16b \(%rax\)
[ 	]*[a-f0-9]+:	f2 0f 38 f0 d9       	crc32b %cl,%ebx
[ 	]*[a-f0-9]+:	66 0f 2d d3          	cvtpd2pi %xmm3,%mm2
[ 	]*[a-f0-9]+:	66 0f 2a d3          	cvtpi2pd %mm3,%xmm2
[ 	]*[a-f0-9]+:	0f 2a d3             	cvtpi2ps %mm3,%xmm2
[ 	]*[a-f0-9]+:	0f 2d f7             	cvtps2pi %xmm7,%mm6
[ 	]*[a-f0-9]+:	66 0f 2c dc          	cvttpd2pi %xmm4,%mm3
[ 	]*[a-f0-9]+:	0f 2c dc             	cvttps2pi %xmm4,%mm3
[ 	]*[a-f0-9]+:	df 08                	fisttp \(%rax\)
[ 	]*[a-f0-9]+:	dd 08                	fisttpll \(%rax\)
[ 	]*[a-f0-9]+:	0f ae e8             	lfence 
[ 	]*[a-f0-9]+:	0f f7 c7             	maskmovq %mm7,%mm0
[ 	]*[a-f0-9]+:	0f ae f0             	mfence 
[ 	]*[a-f0-9]+:	0f 01 c8             	monitor %rax,%rcx,%rdx
[ 	]*[a-f0-9]+:	f2 0f d6 c8          	movdq2q %xmm0,%mm1
[ 	]*[a-f0-9]+:	0f c3 00             	movnti %eax,\(%rax\)
[ 	]*[a-f0-9]+:	0f e7 10             	movntq %mm2,\(%rax\)
[ 	]*[a-f0-9]+:	f3 0f d6 c8          	movq2dq %mm0,%xmm1
[ 	]*[a-f0-9]+:	0f 01 c9             	mwait  %rax,%rcx
[ 	]*[a-f0-9]+:	0f 38 1c c1          	pabsb  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 1e c1          	pabsd  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 1d c1          	pabsw  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f d4 c1             	paddq  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 3a 0f c1 02       	palignr \$0x2,%mm1,%mm0
[ 	]*[a-f0-9]+:	0f e0 c1             	pavgb  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f e3 d3             	pavgw  %mm3,%mm2
[ 	]*[a-f0-9]+:	0f c5 c1 00          	pextrw \$0x0,%mm1,%eax
[ 	]*[a-f0-9]+:	0f 38 02 c1          	phaddd %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 03 c1          	phaddsw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 01 c1          	phaddw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 06 c1          	phsubd %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 07 c1          	phsubsw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 05 c1          	phsubw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f c4 d2 02          	pinsrw \$0x2,%edx,%mm2
[ 	]*[a-f0-9]+:	0f 38 04 c1          	pmaddubsw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f ee c1             	pmaxsw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f de d2             	pmaxub %mm2,%mm2
[ 	]*[a-f0-9]+:	0f ea e5             	pminsw %mm5,%mm4
[ 	]*[a-f0-9]+:	0f da f7             	pminub %mm7,%mm6
[ 	]*[a-f0-9]+:	0f d7 c5             	pmovmskb %mm5,%eax
[ 	]*[a-f0-9]+:	0f 38 0b c1          	pmulhrsw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f e4 e5             	pmulhuw %mm5,%mm4
[ 	]*[a-f0-9]+:	0f f4 c8             	pmuludq %mm0,%mm1
[ 	]*[a-f0-9]+:	f3 0f b8 cb          	popcnt %ebx,%ecx
[ 	]*[a-f0-9]+:	0f 18 00             	prefetchnta \(%rax\)
[ 	]*[a-f0-9]+:	0f 18 08             	prefetcht0 \(%rax\)
[ 	]*[a-f0-9]+:	0f 18 10             	prefetcht1 \(%rax\)
[ 	]*[a-f0-9]+:	0f 18 18             	prefetcht2 \(%rax\)
[ 	]*[a-f0-9]+:	0f f6 f7             	psadbw %mm7,%mm6
[ 	]*[a-f0-9]+:	0f 38 00 c1          	pshufb %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 70 da 01          	pshufw \$0x1,%mm2,%mm3
[ 	]*[a-f0-9]+:	0f 38 08 c1          	psignb %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 0a c1          	psignd %mm1,%mm0
[ 	]*[a-f0-9]+:	0f 38 09 c1          	psignw %mm1,%mm0
[ 	]*[a-f0-9]+:	0f fb c1             	psubq  %mm1,%mm0
[ 	]*[a-f0-9]+:	0f ae f8             	sfence 
#pass
@


1.3
log
@gas/testsuite/

2008-05-22  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/sse-noavx.s: Add tests for cvtpd2pi, cvtpi2pd and
	cvttpd2pi.
	* gas/i386/x86-64-sse-noavx.s: Likewise.

	* gas/i386/sse-noavx.d: Updated.
	* gas/i386/x86-64-sse-noavx.d: Likewise.

opcodes/

2008-05-22  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-opc.tbl: Add NoAVX to cvtpd2pi, cvtpi2pd and cvttpd2pi.
	* i386-tbl.h: Regenerated.
@
text
@d20 1
d22 1
d25 1
@


1.2
log
@gas/testsuite/

2008-05-21  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/sse-noavx.s: Add tests for movdq2q and movq2dq.
	* gas/i386/x86-64-sse-noavx.s: Likewise.

	* gas/i386/sse-noavx.d: Updated.
	* gas/i386/x86-64-sse-noavx.d: Likewise.

opcodes/

2008-05-21  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-opc.tbl: Add NoAVX to movdq2q and movq2dq.
	* i386-tbl.h: Regenerated.
@
text
@d12 2
d16 1
@


1.1
log
@2008-04-23  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/i386.exp: Run sse-noavx and x86-64-sse-noavx.

	* gas/i386/sse-noavx.d: New.
	* gas/i386/sse-noavx.s: Likewise.
	* gas/i386/x86-64-sse-noavx.d: Likewise.
	* gas/i386/x86-64-sse-noavx.s: Likewise.
@
text
@d19 1
d21 1
@

