n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
n_stop = 100
t_stop = None
dt_init = None
n_init = 0
resume = False
write_step = {}
