Source Block: hdl/library/common/up_hdmi_rx.v@133:143@HdlIdDef

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_vs_oos_s;
  wire            up_hs_oos_s;
  wire            up_vs_mismatch_s;

Diff Content:
- 138   wire            up_preset_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axis_dma_rx.v@122:132
  reg             dma_start_2d = 'd0;
  reg             dma_start = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;

Clone Blocks 2:
hdl/library/common/up_axis_dma_tx.v@110:120
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;

  // decode block select

Clone Blocks 3:
hdl/library/common/up_adc_common.v@181:191

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_mmcm_preset_s;
  wire            up_status_s;
  wire            up_sync_status_s;
  wire            up_status_ovf_s;
  wire            up_status_unf_s;

Clone Blocks 4:
hdl/library/common/up_hdmi_rx.v@131:141
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_vs_oos_s;

Clone Blocks 5:
hdl/library/common/up_axis_dma_rx.v@125:135
  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;

  // decode block select


Clone Blocks 6:
hdl/library/common/up_dac_common.v@180:190

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_mmcm_preset_s;
  wire            up_xfer_done_s;
  wire            up_status_s;
  wire            up_status_ovf_s;
  wire            up_status_unf_s;

Clone Blocks 7:
hdl/library/common/up_hdmi_rx.v@134:144
  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_vs_oos_s;
  wire            up_hs_oos_s;
  wire            up_vs_mismatch_s;
  wire            up_hs_mismatch_s;

Clone Blocks 8:
hdl/library/common/up_hdmi_rx.v@132:142
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_vs_oos_s;
  wire            up_hs_oos_s;

Clone Blocks 9:
hdl/library/common/up_hdmi_rx.v@135:145

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_vs_oos_s;
  wire            up_hs_oos_s;
  wire            up_vs_mismatch_s;
  wire            up_hs_mismatch_s;
  wire    [15:0]  up_vs_s;

Clone Blocks 10:
hdl/library/common/up_axis_dma_tx.v@109:119
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;


Clone Blocks 11:
hdl/library/common/up_axis_dma_rx.v@124:134

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;

  // decode block select

Clone Blocks 12:
hdl/library/common/up_axis_dma_rx.v@123:133
  reg             dma_start = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;


