

================================================================
== Vitis HLS Report for 'merge_sort_Pipeline_VITIS_LOOP_6_1'
================================================================
* Date:           Thu May 22 09:31:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        merge_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.348 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      282|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|      464|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      464|      410|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_207_p2     |         +|   0|  0|  71|          64|           1|
    |f1_2_fu_310_p2        |         +|   0|  0|  39|          32|           1|
    |f2_2_fu_300_p2        |         +|   0|  0|  39|          32|           1|
    |and_ln7_1_fu_294_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln7_fu_288_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_182_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_1_fu_192_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln7_2_fu_256_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_3_fu_262_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln7_4_fu_268_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_5_fu_274_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln7_fu_187_p2    |      icmp|   0|  0|  20|          32|          32|
    |or_ln7_1_fu_284_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_280_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 282|         323|         143|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  14|          3|    4|         12|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_f1_1    |   9|          2|   32|         64|
    |ap_sig_allocacmp_f2_1    |   9|          2|   32|         64|
    |f1_fu_58                 |   9|          2|   32|         64|
    |f2_fu_62                 |   9|          2|   32|         64|
    |idx_fu_54                |   9|          2|   64|        128|
    |temp_address0            |  14|          3|    4|         12|
    |temp_d0                  |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         28|  236|        513|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln7_1_reg_435                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bitcast_ln8_reg_404               |  32|   0|   32|          0|
    |f1_1_reg_371                      |  32|   0|   32|          0|
    |f1_fu_58                          |  32|   0|   32|          0|
    |f2_1_reg_376                      |  32|   0|   32|          0|
    |f2_1_reg_376_pp0_iter1_reg        |  32|   0|   32|          0|
    |f2_fu_62                          |  32|   0|   32|          0|
    |icmp_ln6_reg_382                  |   1|   0|    1|          0|
    |icmp_ln7_1_reg_390                |   1|   0|    1|          0|
    |icmp_ln7_1_reg_390_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln7_2_reg_415                |   1|   0|    1|          0|
    |icmp_ln7_3_reg_420                |   1|   0|    1|          0|
    |icmp_ln7_4_reg_425                |   1|   0|    1|          0|
    |icmp_ln7_5_reg_430                |   1|   0|    1|          0|
    |icmp_ln7_reg_386                  |   1|   0|    1|          0|
    |icmp_ln7_reg_386_pp0_iter1_reg    |   1|   0|    1|          0|
    |idx_1_reg_365                     |  64|   0|   64|          0|
    |idx_1_reg_365_pp0_iter1_reg       |  64|   0|   64|          0|
    |idx_fu_54                         |  64|   0|   64|          0|
    |zext_ln6_2_cast_reg_360           |  63|   0|   64|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 464|   0|  465|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  merge_sort_Pipeline_VITIS_LOOP_6_1|  return value|
|indvars_iv     |   in|   64|     ap_none|                          indvars_iv|        scalar|
|i2_2           |   in|   32|     ap_none|                                i2_2|        scalar|
|i1_1           |   in|   32|     ap_none|                                i1_1|        scalar|
|zext_ln6_2     |   in|   63|     ap_none|                          zext_ln6_2|        scalar|
|temp_address0  |  out|    4|   ap_memory|                                temp|         array|
|temp_ce0       |  out|    1|   ap_memory|                                temp|         array|
|temp_we0       |  out|    1|   ap_memory|                                temp|         array|
|temp_d0        |  out|   32|   ap_memory|                                temp|         array|
|i3_1           |   in|   32|     ap_none|                                i3_1|        scalar|
|A_address0     |  out|    4|   ap_memory|                                   A|         array|
|A_ce0          |  out|    1|   ap_memory|                                   A|         array|
|A_q0           |   in|   32|   ap_memory|                                   A|         array|
|A_address1     |  out|    4|   ap_memory|                                   A|         array|
|A_ce1          |  out|    1|   ap_memory|                                   A|         array|
|A_q1           |   in|   32|   ap_memory|                                   A|         array|
+---------------+-----+-----+------------+------------------------------------+--------------+

