Protel Design System Design Rule Check
PCB File : D:\YandexDisk\Work\Altium\NSU\БДК2М\Комутатор\bdk2m_comm.PcbDoc
Date     : 29.08.2020
Time     : 18:29:06

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=3mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C10-1(41.6mm,8mm) on Top Layer And Via (43mm,8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C10-2(41.6mm,11mm) on Top Layer And Via (43mm,11mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad C4-2(95.217mm,39.2mm) on Top Layer And Via (93.5mm,39.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad K1-1(48.785mm,19.01mm) on Top Layer And Via (48.773mm,21.588mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad K1-1(48.785mm,19.01mm) on Top Layer And Via (48.785mm,16.439mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad K1-11(62mm,10.755mm) on Multi-Layer And Pad K5-12(62mm,8.85mm) on Multi-Layer [Top Solder] Mask Sliver [0.202mm] / [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad K1-6(60.035mm,19.66mm) on Top Layer And Via (60.028mm,21.593mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad K2-1(10.625mm,19.01mm) on Top Layer And Via (10.6mm,16.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad K2-11(23.84mm,10.755mm) on Multi-Layer And Pad K4-12(23.8mm,8.85mm) on Multi-Layer [Top Solder] Mask Sliver [0.202mm] / [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad K2-2(13.125mm,19.01mm) on Top Layer And Via (13.112mm,21.588mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad K2-7(19.375mm,19.66mm) on Top Layer And Via (19.375mm,21.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad K3-11(100.09mm,10.755mm) on Multi-Layer And Pad K6-12(100.1mm,8.85mm) on Multi-Layer [Top Solder] Mask Sliver [0.202mm] / [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad K4-2(28.325mm,19.01mm) on Top Layer And Via (28.313mm,21.588mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad K4-7(34.575mm,19.66mm) on Top Layer And Via (34.575mm,21.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad K5-1(64.025mm,19.01mm) on Top Layer And Via (64.013mm,21.588mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad K5-1(64.025mm,19.01mm) on Top Layer And Via (64.025mm,16.439mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad K5-6(75.275mm,19.66mm) on Top Layer And Via (75.268mm,21.593mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad L5-1(56.5mm,50.583mm) on Top Layer And Via (58.8mm,50.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R10-2(25.2mm,33.7mm) on Top Layer And Via (26.3mm,33.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R11-2(25.2mm,29.604mm) on Top Layer And Via (26.3mm,29.604mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R12-2(25.2mm,35.7mm) on Top Layer And Via (26.3mm,35.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R13-1(23.3mm,37.7mm) on Top Layer And Via (22.2mm,38.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R13-2(25.2mm,37.7mm) on Top Layer And Via (26.3mm,37.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R14-1(23.3mm,39.7mm) on Top Layer And Via (22.2mm,38.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R14-2(25.2mm,39.7mm) on Top Layer And Via (26.3mm,39.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R15-1(23.3mm,41.7mm) on Top Layer And Via (22.2mm,42.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-2(25.2mm,41.7mm) on Top Layer And Via (26.3mm,41.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R16-1(23.3mm,43.7mm) on Top Layer And Via (22.2mm,42.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R16-2(25.2mm,43.7mm) on Top Layer And Via (26.3mm,43.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R17-1(23.3mm,45.7mm) on Top Layer And Via (22.2mm,46.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R17-2(25.2mm,45.7mm) on Top Layer And Via (26.3mm,45.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R18-1(23.3mm,47.7mm) on Top Layer And Via (22.2mm,46.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R18-2(25.2mm,47.7mm) on Top Layer And Via (26.3mm,47.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad R21-1(78.9mm,37.7mm) on Top Layer And Via (77.696mm,37.68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R2-2(116.2mm,31.3mm) on Top Layer And Via (115.1mm,32.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R22-1(69mm,47.1mm) on Top Layer And Pad R23-1(69mm,49.158mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R22-2(72mm,47.1mm) on Top Layer And Pad R23-2(72mm,49.158mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad R24-1(78.7mm,26.6mm) on Top Layer And Via (79.904mm,26.62mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R24-2(78.7mm,28.5mm) on Top Layer And Via (79.9mm,28.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R25-1(68.928mm,34.654mm) on Top Layer And Pad R26-1(68.928mm,36.712mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R25-2(71.928mm,34.654mm) on Top Layer And Pad R26-2(71.928mm,36.712mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad R27-1(98.52mm,26.52mm) on Top Layer And Via (99.724mm,26.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R27-2(98.52mm,28.42mm) on Top Layer And Via (99.72mm,28.42mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R28-1(88.775mm,34.611mm) on Top Layer And Pad R29-1(88.775mm,36.669mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R28-2(91.775mm,34.611mm) on Top Layer And Pad R29-2(91.775mm,36.669mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad R30-1(53.2mm,55.3mm) on Top Layer And Via (54.584mm,55.32mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad R30-2(53.2mm,57.2mm) on Top Layer And Via (54.58mm,57.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R3-1(118.1mm,33.3mm) on Top Layer And Via (119.2mm,33.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R31-1(43.7mm,63.4mm) on Top Layer And Pad R32-1(43.7mm,65.458mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R31-2(46.7mm,63.4mm) on Top Layer And Pad R32-2(46.7mm,65.458mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R3-2(116.2mm,33.3mm) on Top Layer And Via (115.1mm,32.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R7-1(118.1mm,29.3mm) on Top Layer And Via (119.2mm,29.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-2(25.2mm,31.7mm) on Top Layer And Via (26.3mm,31.604mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-1(68.1mm,43.75mm) on Top Layer And Pad U4-2(68.1mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-10(73mm,43.75mm) on Top Layer And Pad U4-9(73mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-2(68.1mm,43.1mm) on Top Layer And Pad U4-3(68.1mm,42.45mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad U4-3(65.05mm,42.16mm) on Top Layer And Via (63.22mm,42.18mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-3(68.1mm,42.45mm) on Top Layer And Pad U4-4(68.1mm,41.8mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-7(73mm,41.8mm) on Top Layer And Pad U4-8(73mm,42.45mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-8(73mm,42.45mm) on Top Layer And Pad U4-9(73mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U5-1(68.1mm,31.35mm) on Top Layer And Pad U5-2(68.1mm,30.7mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U5-10(73mm,31.35mm) on Top Layer And Pad U5-9(73mm,30.7mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U5-2(68.1mm,30.7mm) on Top Layer And Pad U5-3(68.1mm,30.05mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad U5-3(65.05mm,29.76mm) on Top Layer And Via (63.2mm,29.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U5-7(73mm,29.4mm) on Top Layer And Pad U5-8(73mm,30.05mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U6-1(87.902mm,31.295mm) on Top Layer And Pad U6-2(87.902mm,30.645mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U6-2(87.902mm,30.645mm) on Top Layer And Pad U6-3(87.902mm,29.995mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad U6-3(84.852mm,29.705mm) on Top Layer And Via (83.022mm,29.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U6-3(87.902mm,29.995mm) on Top Layer And Pad U6-4(87.902mm,29.345mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U6-7(92.802mm,29.345mm) on Top Layer And Pad U6-8(92.802mm,29.995mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U6-8(92.802mm,29.995mm) on Top Layer And Pad U6-9(92.802mm,30.645mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-1(42.8mm,60.05mm) on Top Layer And Pad U7-2(42.8mm,59.4mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-10(47.7mm,60.05mm) on Top Layer And Pad U7-9(47.7mm,59.4mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-2(42.8mm,59.4mm) on Top Layer And Pad U7-3(42.8mm,58.75mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad U7-3(39.75mm,58.46mm) on Top Layer And Via (37.92mm,58.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-3(42.8mm,58.75mm) on Top Layer And Pad U7-4(42.8mm,58.1mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-7(47.7mm,58.1mm) on Top Layer And Pad U7-8(47.7mm,58.75mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U7-8(47.7mm,58.75mm) on Top Layer And Pad U7-9(47.7mm,59.4mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad VD2-3(76.1mm,60.45mm) on Top Layer And Via (76.1mm,61.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad VD5-1(103.36mm,27.021mm) on Top Layer And Via (103.38mm,25.141mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad VD5-16(103.36mm,36.8mm) on Top Layer And Via (103.38mm,38.68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm]
Rule Violations :81

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (102.558mm,27.02mm) on Top Overlay And Pad VD5-1(103.36mm,27.021mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (112.882mm,5.699mm) on Bottom Overlay And Pad VD12-1(112.08mm,5.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (17.901mm,25.978mm) on Top Overlay And Pad VD10-1(17.9mm,26.78mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (17.98mm,36.472mm) on Bottom Overlay And Pad VD11-1(17.979mm,35.67mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (40.476mm,48.952mm) on Bottom Overlay And Pad VD6-1(40.475mm,48.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (40.48mm,38.488mm) on Top Overlay And Pad VD7-1(40.479mm,39.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (40.526mm,36.399mm) on Bottom Overlay And Pad VD3-1(40.525mm,35.597mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Arc (42.781mm,60.669mm) on Top Overlay And Pad U7-1(42.8mm,60.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Arc (68.081mm,31.969mm) on Top Overlay And Pad U5-1(68.1mm,31.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (8.199mm,38.458mm) on Bottom Overlay And Pad VD9-1(8.2mm,39.26mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (8.199mm,48.972mm) on Top Overlay And Pad VD8-1(8.2mm,48.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Arc (87.883mm,31.914mm) on Top Overlay And Pad U6-1(87.902mm,31.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-1(41.6mm,8mm) on Top Layer And Track (40.7mm,8.7mm)(40.7mm,10.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C10-1(41.6mm,8mm) on Top Layer And Track (42.5mm,10.3mm)(42.511mm,8.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-2(41.6mm,11mm) on Top Layer And Track (40.7mm,8.7mm)(40.7mm,10.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-2(41.6mm,11mm) on Top Layer And Track (42.5mm,10.3mm)(42.511mm,8.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C1-1(68.7mm,59.5mm) on Bottom Layer And Track (67.938mm,60.135mm)(67.938mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-1(68.7mm,59.5mm) on Bottom Layer And Track (68.065mm,58.865mm)(69.335mm,58.865mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C1-1(68.7mm,59.5mm) on Bottom Layer And Track (69.462mm,60.135mm)(69.462mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C1-2(68.7mm,61.4mm) on Bottom Layer And Track (67.938mm,60.135mm)(67.938mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C1-2(68.7mm,61.4mm) on Bottom Layer And Track (68.065mm,62.04mm)(69.335mm,62.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C1-2(68.7mm,61.4mm) on Bottom Layer And Track (69.462mm,60.135mm)(69.462mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C12-1(57.2mm,27.4mm) on Top Layer And Track (56.438mm,26.13mm)(56.438mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C12-1(57.2mm,27.4mm) on Top Layer And Track (56.565mm,28.035mm)(57.835mm,28.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C12-1(57.2mm,27.4mm) on Top Layer And Track (57.962mm,26.13mm)(57.962mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C12-2(57.2mm,25.5mm) on Top Layer And Track (56.438mm,26.13mm)(56.438mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-2(57.2mm,25.5mm) on Top Layer And Track (56.565mm,24.86mm)(57.835mm,24.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C12-2(57.2mm,25.5mm) on Top Layer And Track (57.962mm,26.13mm)(57.962mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-1(54.4mm,40.3mm) on Top Layer And Track (53.638mm,40.935mm)(53.638mm,41.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-1(54.4mm,40.3mm) on Top Layer And Track (53.765mm,39.665mm)(55.035mm,39.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-1(54.4mm,40.3mm) on Top Layer And Track (55.162mm,40.935mm)(55.162mm,41.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C15-2(53.3mm,49.1mm) on Top Layer And Track (52.389mm,51.386mm)(52.4mm,49.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C15-2(53.3mm,49.1mm) on Top Layer And Track (54.2mm,49.8mm)(54.2mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C2-1(60.2mm,59.5mm) on Bottom Layer And Track (59.438mm,60.135mm)(59.438mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-1(60.2mm,59.5mm) on Bottom Layer And Track (59.565mm,58.865mm)(60.835mm,58.865mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C2-1(60.2mm,59.5mm) on Bottom Layer And Track (60.962mm,60.135mm)(60.962mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C2-2(60.2mm,61.4mm) on Bottom Layer And Track (59.438mm,60.135mm)(59.438mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-2(60.2mm,61.4mm) on Bottom Layer And Track (59.565mm,62.04mm)(60.835mm,62.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C2-2(60.2mm,61.4mm) on Bottom Layer And Track (60.962mm,60.135mm)(60.962mm,60.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C3-1(85.683mm,39.2mm) on Top Layer And Track (84.413mm,37.93mm)(84.413mm,40.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(85.683mm,39.2mm) on Top Layer And Track (85.556mm,37.5mm)(86.953mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(85.683mm,39.2mm) on Top Layer And Track (85.556mm,40.9mm)(86.953mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C3-1(85.683mm,39.2mm) on Top Layer And Track (86.953mm,37.5mm)(86.953mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C3-2(82mm,39.2mm) on Top Layer And Track (80.73mm,37.5mm)(80.73mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(82mm,39.2mm) on Top Layer And Track (80.73mm,37.5mm)(82.127mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(82mm,39.2mm) on Top Layer And Track (80.73mm,40.9mm)(82.127mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C5-1(49.4mm,29.5mm) on Top Layer And Track (50.114mm,28.589mm)(51.7mm,28.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-1(49.4mm,29.5mm) on Top Layer And Track (50.1mm,30.4mm)(51.7mm,30.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-2(52.4mm,29.5mm) on Top Layer And Track (50.114mm,28.589mm)(51.7mm,28.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-2(52.4mm,29.5mm) on Top Layer And Track (50.1mm,30.4mm)(51.7mm,30.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-1(49.9mm,25.5mm) on Top Layer And Track (49.138mm,26.135mm)(49.138mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-1(49.9mm,25.5mm) on Top Layer And Track (49.265mm,24.865mm)(50.535mm,24.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-1(49.9mm,25.5mm) on Top Layer And Track (50.662mm,26.135mm)(50.662mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C6-2(49.9mm,27.4mm) on Top Layer And Track (49.138mm,26.135mm)(49.138mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C6-2(49.9mm,27.4mm) on Top Layer And Track (49.265mm,28.04mm)(50.535mm,28.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C6-2(49.9mm,27.4mm) on Top Layer And Track (50.662mm,26.135mm)(50.662mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C7-2(52.6mm,40.3mm) on Top Layer And Track (51.838mm,40.93mm)(51.838mm,41.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-2(52.6mm,40.3mm) on Top Layer And Track (51.965mm,39.66mm)(53.235mm,39.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C7-2(52.6mm,40.3mm) on Top Layer And Track (53.362mm,40.93mm)(53.362mm,41.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(50.8mm,42.2mm) on Top Layer And Track (50.038mm,42.835mm)(50.038mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-1(50.8mm,42.2mm) on Top Layer And Track (50.165mm,41.565mm)(51.435mm,41.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(50.8mm,42.2mm) on Top Layer And Track (51.562mm,42.835mm)(51.562mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C8-2(50.8mm,44.1mm) on Top Layer And Track (50.038mm,42.835mm)(50.038mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-2(50.8mm,44.1mm) on Top Layer And Track (50.165mm,44.74mm)(51.435mm,44.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C8-2(50.8mm,44.1mm) on Top Layer And Track (51.562mm,42.835mm)(51.562mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C9-1(50.9mm,49.1mm) on Top Layer And Track (50mm,49.8mm)(50mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(50.9mm,49.1mm) on Top Layer And Track (51.8mm,51.4mm)(51.811mm,49.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-10(50.035mm,19.66mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad K1-12(46.76mm,8.85mm) on Multi-Layer And Track (47.395mm,3.484mm)(47.395mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-2(51.285mm,19.01mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-3(53.785mm,19.01mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-4(56.285mm,19.01mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-5(58.785mm,19.01mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-7(57.535mm,19.66mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-8(55.035mm,19.66mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-9(52.535mm,19.66mm) on Top Layer And Track (47.395mm,20.915mm)(61.365mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-1(10.625mm,19.01mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-10(11.875mm,19.66mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad K2-11(23.84mm,10.755mm) on Multi-Layer And Track (23.205mm,3.484mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad K2-11(23.84mm,10.755mm) on Multi-Layer And Track (24.435mm,3.484mm)(24.435mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad K2-12(8.6mm,8.85mm) on Multi-Layer And Track (9.235mm,3.484mm)(9.235mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-2(13.125mm,19.01mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-3(15.625mm,19.01mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-4(18.125mm,19.01mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-5(20.625mm,19.01mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-6(21.875mm,19.66mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-7(19.375mm,19.66mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-8(16.875mm,19.66mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K2-9(14.375mm,19.66mm) on Top Layer And Track (9.235mm,20.915mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-1(86.875mm,19.01mm) on Top Layer And Track (85.485mm,20.915mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad K3-11(100.09mm,10.755mm) on Multi-Layer And Track (100.735mm,3.484mm)(100.735mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad K3-11(100.09mm,10.755mm) on Multi-Layer And Track (99.455mm,3.484mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad K3-12(84.85mm,8.85mm) on Multi-Layer And Track (85.485mm,3.484mm)(85.485mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-4(94.375mm,19.01mm) on Top Layer And Track (85.485mm,20.915mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-5(96.875mm,19.01mm) on Top Layer And Track (85.485mm,20.915mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-6(98.125mm,19.66mm) on Top Layer And Track (85.485mm,20.915mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K3-7(95.625mm,19.66mm) on Top Layer And Track (85.485mm,20.915mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K4-1(25.825mm,19.01mm) on Top Layer And Track (24.435mm,20.915mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad K4-11(39.04mm,10.755mm) on Multi-Layer And Track (38.405mm,3.484mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad K4-12(23.8mm,8.85mm) on Multi-Layer And Track (23.205mm,3.484mm)(23.205mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad K4-12(23.8mm,8.85mm) on Multi-Layer And Track (24.435mm,3.484mm)(24.435mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K4-4(33.325mm,19.01mm) on Top Layer And Track (24.435mm,20.915mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K4-5(35.825mm,19.01mm) on Top Layer And Track (24.435mm,20.915mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K4-6(37.075mm,19.66mm) on Top Layer And Track (24.435mm,20.915mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K4-7(34.575mm,19.66mm) on Top Layer And Track (24.435mm,20.915mm)(38.405mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K5-1(64.025mm,19.01mm) on Top Layer And Track (62.635mm,20.915mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K5-10(65.275mm,19.66mm) on Top Layer And Track (62.635mm,20.915mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad K5-11(77.24mm,10.755mm) on Multi-Layer And Track (76.605mm,3.484mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K5-2(66.525mm,19.01mm) on Top Layer And Track (62.635mm,20.915mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K5-5(74.025mm,19.01mm) on Top Layer And Track (62.635mm,20.915mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K5-6(75.275mm,19.66mm) on Top Layer And Track (62.635mm,20.915mm)(76.605mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-1(102.125mm,19.01mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad K6-11(115.34mm,10.755mm) on Multi-Layer And Track (114.705mm,3.484mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad K6-12(100.1mm,8.85mm) on Multi-Layer And Track (100.735mm,3.484mm)(100.735mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad K6-12(100.1mm,8.85mm) on Multi-Layer And Track (99.455mm,3.484mm)(99.455mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-3(107.125mm,19.01mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-4(109.625mm,19.01mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-5(112.125mm,19.01mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-6(113.375mm,19.66mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-7(110.875mm,19.66mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K6-8(108.375mm,19.66mm) on Top Layer And Track (100.735mm,20.915mm)(114.705mm,20.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L1-1(47mm,42.2mm) on Top Layer And Track (46.238mm,42.835mm)(46.238mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L1-1(47mm,42.2mm) on Top Layer And Track (46.365mm,41.565mm)(47.635mm,41.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L1-1(47mm,42.2mm) on Top Layer And Track (47.762mm,42.835mm)(47.762mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L1-2(47mm,44.1mm) on Top Layer And Track (46.238mm,42.835mm)(46.238mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad L1-2(47mm,44.1mm) on Top Layer And Track (46.365mm,44.74mm)(47.635mm,44.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L1-2(47mm,44.1mm) on Top Layer And Track (47.762mm,42.835mm)(47.762mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad L2-1(47.7mm,46.9mm) on Top Layer And Track (46.43mm,48.17mm)(48.97mm,48.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(47.7mm,46.9mm) on Top Layer And Track (46mm,45.63mm)(46mm,47.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad L2-1(47.7mm,46.9mm) on Top Layer And Track (46mm,45.63mm)(49.4mm,45.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(47.7mm,46.9mm) on Top Layer And Track (49.4mm,45.63mm)(49.4mm,47.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(47.7mm,50.583mm) on Top Layer And Track (46mm,50.456mm)(46mm,51.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad L2-2(47.7mm,50.583mm) on Top Layer And Track (46mm,51.853mm)(49.4mm,51.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(47.7mm,50.583mm) on Top Layer And Track (49.4mm,50.456mm)(49.4mm,51.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(59.7mm,32.7mm) on Top Layer And Track (60.4mm,31.3mm)(60.4mm,35.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-3(47.3mm,32.7mm) on Top Layer And Track (46.6mm,31.3mm)(46.6mm,38.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-4(47.3mm,36.9mm) on Top Layer And Track (46.6mm,31.3mm)(46.6mm,38.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L4-1(59.8mm,44.1mm) on Top Layer And Track (59.038mm,42.83mm)(59.038mm,43.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L4-1(59.8mm,44.1mm) on Top Layer And Track (59.165mm,44.735mm)(60.435mm,44.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L4-1(59.8mm,44.1mm) on Top Layer And Track (60.562mm,42.83mm)(60.562mm,43.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L4-2(59.8mm,42.2mm) on Top Layer And Track (59.038mm,42.83mm)(59.038mm,43.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad L4-2(59.8mm,42.2mm) on Top Layer And Track (59.165mm,41.56mm)(60.435mm,41.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L4-2(59.8mm,42.2mm) on Top Layer And Track (60.562mm,42.83mm)(60.562mm,43.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-2(56.5mm,46.9mm) on Top Layer And Track (54.8mm,45.63mm)(54.8mm,47.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad L5-2(56.5mm,46.9mm) on Top Layer And Track (54.8mm,45.63mm)(58.2mm,45.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-2(56.5mm,46.9mm) on Top Layer And Track (58.2mm,45.63mm)(58.2mm,47.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(23.3mm,33.7mm) on Top Layer And Track (22.665mm,33.065mm)(22.665mm,34.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-1(23.3mm,33.7mm) on Top Layer And Track (23.935mm,32.938mm)(24.57mm,32.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-1(23.3mm,33.7mm) on Top Layer And Track (23.935mm,34.462mm)(24.57mm,34.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R10-2(25.2mm,33.7mm) on Top Layer And Track (23.935mm,32.938mm)(24.57mm,32.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R10-2(25.2mm,33.7mm) on Top Layer And Track (23.935mm,34.462mm)(24.57mm,34.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R10-2(25.2mm,33.7mm) on Top Layer And Track (25.84mm,33.065mm)(25.84mm,34.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-1(81mm,8.5mm) on Top Layer And Track (80.238mm,9.135mm)(80.238mm,9.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(81mm,8.5mm) on Top Layer And Track (80.365mm,7.865mm)(81.635mm,7.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-1(81mm,8.5mm) on Top Layer And Track (81.762mm,9.135mm)(81.762mm,9.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(23.3mm,29.604mm) on Top Layer And Track (22.665mm,28.969mm)(22.665mm,30.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R11-1(23.3mm,29.604mm) on Top Layer And Track (23.935mm,28.842mm)(24.57mm,28.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R11-1(23.3mm,29.604mm) on Top Layer And Track (23.935mm,30.366mm)(24.57mm,30.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R11-2(25.2mm,29.604mm) on Top Layer And Track (23.935mm,28.842mm)(24.57mm,28.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R11-2(25.2mm,29.604mm) on Top Layer And Track (23.935mm,30.366mm)(24.57mm,30.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R11-2(25.2mm,29.604mm) on Top Layer And Track (25.84mm,28.969mm)(25.84mm,30.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R1-2(81mm,10.4mm) on Top Layer And Track (80.238mm,9.135mm)(80.238mm,9.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R1-2(81mm,10.4mm) on Top Layer And Track (80.365mm,11.04mm)(81.635mm,11.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R1-2(81mm,10.4mm) on Top Layer And Track (81.762mm,9.135mm)(81.762mm,9.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(23.3mm,39.7mm) on Top Layer And Track (22.665mm,39.065mm)(22.665mm,40.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R14-1(23.3mm,39.7mm) on Top Layer And Track (23.935mm,38.938mm)(24.57mm,38.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R14-1(23.3mm,39.7mm) on Top Layer And Track (23.935mm,40.462mm)(24.57mm,40.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(23.3mm,41.7mm) on Top Layer And Track (22.665mm,41.065mm)(22.665mm,42.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R15-1(23.3mm,41.7mm) on Top Layer And Track (23.935mm,40.938mm)(24.57mm,40.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R15-1(23.3mm,41.7mm) on Top Layer And Track (23.935mm,42.462mm)(24.57mm,42.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R15-2(25.2mm,41.7mm) on Top Layer And Track (23.935mm,40.938mm)(24.57mm,40.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R15-2(25.2mm,41.7mm) on Top Layer And Track (23.935mm,42.462mm)(24.57mm,42.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R15-2(25.2mm,41.7mm) on Top Layer And Track (25.84mm,41.065mm)(25.84mm,42.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(23.3mm,43.7mm) on Top Layer And Track (22.665mm,43.065mm)(22.665mm,44.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R16-1(23.3mm,43.7mm) on Top Layer And Track (23.935mm,42.938mm)(24.57mm,42.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R16-1(23.3mm,43.7mm) on Top Layer And Track (23.935mm,44.462mm)(24.57mm,44.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R16-2(25.2mm,43.7mm) on Top Layer And Track (23.935mm,42.938mm)(24.57mm,42.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R16-2(25.2mm,43.7mm) on Top Layer And Track (23.935mm,44.462mm)(24.57mm,44.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R16-2(25.2mm,43.7mm) on Top Layer And Track (25.84mm,43.065mm)(25.84mm,44.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(23.3mm,45.7mm) on Top Layer And Track (22.665mm,45.065mm)(22.665mm,46.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-1(23.3mm,45.7mm) on Top Layer And Track (23.935mm,44.938mm)(24.57mm,44.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-1(23.3mm,45.7mm) on Top Layer And Track (23.935mm,46.462mm)(24.57mm,46.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R17-2(25.2mm,45.7mm) on Top Layer And Track (23.935mm,44.938mm)(24.57mm,44.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R17-2(25.2mm,45.7mm) on Top Layer And Track (23.935mm,46.462mm)(24.57mm,46.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R17-2(25.2mm,45.7mm) on Top Layer And Track (25.84mm,45.065mm)(25.84mm,46.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(23.3mm,47.7mm) on Top Layer And Track (22.665mm,47.065mm)(22.665mm,48.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-1(23.3mm,47.7mm) on Top Layer And Track (23.935mm,46.938mm)(24.57mm,46.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-1(23.3mm,47.7mm) on Top Layer And Track (23.935mm,48.462mm)(24.57mm,48.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R18-2(25.2mm,47.7mm) on Top Layer And Track (23.935mm,46.938mm)(24.57mm,46.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R18-2(25.2mm,47.7mm) on Top Layer And Track (23.935mm,48.462mm)(24.57mm,48.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R18-2(25.2mm,47.7mm) on Top Layer And Track (25.84mm,47.065mm)(25.84mm,48.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-1(108.27mm,17.9mm) on Bottom Layer And Track (107.508mm,18.535mm)(107.508mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(108.27mm,17.9mm) on Bottom Layer And Track (107.635mm,17.265mm)(108.905mm,17.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-1(108.27mm,17.9mm) on Bottom Layer And Track (109.032mm,18.535mm)(109.032mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R19-2(108.27mm,19.8mm) on Bottom Layer And Track (107.508mm,18.535mm)(107.508mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R19-2(108.27mm,19.8mm) on Bottom Layer And Track (107.635mm,20.44mm)(108.905mm,20.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R19-2(108.27mm,19.8mm) on Bottom Layer And Track (109.032mm,18.535mm)(109.032mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-1(105.7mm,17.9mm) on Bottom Layer And Track (104.938mm,18.535mm)(104.938mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(105.7mm,17.9mm) on Bottom Layer And Track (105.065mm,17.265mm)(106.335mm,17.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-1(105.7mm,17.9mm) on Bottom Layer And Track (106.462mm,18.535mm)(106.462mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R20-2(105.7mm,19.8mm) on Bottom Layer And Track (104.938mm,18.535mm)(104.938mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R20-2(105.7mm,19.8mm) on Bottom Layer And Track (105.065mm,20.44mm)(106.335mm,20.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R20-2(105.7mm,19.8mm) on Bottom Layer And Track (106.462mm,18.535mm)(106.462mm,19.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-1(118.1mm,31.3mm) on Top Layer And Track (116.83mm,30.538mm)(117.465mm,30.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-1(118.1mm,31.3mm) on Top Layer And Track (116.83mm,32.062mm)(117.465mm,32.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(118.1mm,31.3mm) on Top Layer And Track (118.735mm,30.665mm)(118.735mm,31.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-1(78.9mm,37.7mm) on Top Layer And Track (78.138mm,38.335mm)(78.138mm,38.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-1(78.9mm,37.7mm) on Top Layer And Track (78.265mm,37.065mm)(79.535mm,37.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-1(78.9mm,37.7mm) on Top Layer And Track (79.662mm,38.335mm)(79.662mm,38.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R21-2(78.9mm,39.6mm) on Top Layer And Track (78.138mm,38.335mm)(78.138mm,38.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R21-2(78.9mm,39.6mm) on Top Layer And Track (78.265mm,40.24mm)(79.535mm,40.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R21-2(78.9mm,39.6mm) on Top Layer And Track (79.662mm,38.335mm)(79.662mm,38.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R2-2(116.2mm,31.3mm) on Top Layer And Track (115.56mm,30.665mm)(115.56mm,31.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R2-2(116.2mm,31.3mm) on Top Layer And Track (116.83mm,30.538mm)(117.465mm,30.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R2-2(116.2mm,31.3mm) on Top Layer And Track (116.83mm,32.062mm)(117.465mm,32.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(69mm,49.158mm) on Top Layer And Track (69.714mm,48.247mm)(71.3mm,48.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-1(69mm,49.158mm) on Top Layer And Track (69.7mm,50.058mm)(71.3mm,50.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-2(72mm,49.158mm) on Top Layer And Track (69.714mm,48.247mm)(71.3mm,48.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-2(72mm,49.158mm) on Top Layer And Track (69.7mm,50.058mm)(71.3mm,50.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R26-1(68.928mm,36.712mm) on Top Layer And Track (69.628mm,37.612mm)(71.228mm,37.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R26-1(68.928mm,36.712mm) on Top Layer And Track (69.642mm,35.801mm)(71.228mm,35.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R26-2(71.928mm,36.712mm) on Top Layer And Track (69.628mm,37.612mm)(71.228mm,37.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R26-2(71.928mm,36.712mm) on Top Layer And Track (69.642mm,35.801mm)(71.228mm,35.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R27-1(98.52mm,26.52mm) on Top Layer And Track (97.758mm,27.155mm)(97.758mm,27.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-1(98.52mm,26.52mm) on Top Layer And Track (97.885mm,25.885mm)(99.155mm,25.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R27-1(98.52mm,26.52mm) on Top Layer And Track (99.282mm,27.155mm)(99.282mm,27.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R27-2(98.52mm,28.42mm) on Top Layer And Track (97.758mm,27.155mm)(97.758mm,27.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R27-2(98.52mm,28.42mm) on Top Layer And Track (97.885mm,29.06mm)(99.155mm,29.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R27-2(98.52mm,28.42mm) on Top Layer And Track (99.282mm,27.155mm)(99.282mm,27.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R28-1(88.775mm,34.611mm) on Top Layer And Track (89.475mm,35.511mm)(91.075mm,35.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(88.775mm,34.611mm) on Top Layer And Track (89.489mm,33.7mm)(91.075mm,33.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R28-2(91.775mm,34.611mm) on Top Layer And Track (89.475mm,35.511mm)(91.075mm,35.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R28-2(91.775mm,34.611mm) on Top Layer And Track (89.489mm,33.7mm)(91.075mm,33.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R29-1(88.775mm,36.669mm) on Top Layer And Track (89.475mm,37.569mm)(91.075mm,37.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R29-1(88.775mm,36.669mm) on Top Layer And Track (89.489mm,35.758mm)(91.075mm,35.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R29-2(91.775mm,36.669mm) on Top Layer And Track (89.475mm,37.569mm)(91.075mm,37.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R29-2(91.775mm,36.669mm) on Top Layer And Track (89.489mm,35.758mm)(91.075mm,35.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R30-1(53.2mm,55.3mm) on Top Layer And Track (52.438mm,55.935mm)(52.438mm,56.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R30-1(53.2mm,55.3mm) on Top Layer And Track (52.565mm,54.665mm)(53.835mm,54.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R30-1(53.2mm,55.3mm) on Top Layer And Track (53.962mm,55.935mm)(53.962mm,56.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R30-2(53.2mm,57.2mm) on Top Layer And Track (52.438mm,55.935mm)(52.438mm,56.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R30-2(53.2mm,57.2mm) on Top Layer And Track (52.565mm,57.84mm)(53.835mm,57.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R30-2(53.2mm,57.2mm) on Top Layer And Track (53.962mm,55.935mm)(53.962mm,56.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-1(118.1mm,33.3mm) on Top Layer And Track (116.83mm,32.538mm)(117.465mm,32.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-1(118.1mm,33.3mm) on Top Layer And Track (116.83mm,34.062mm)(117.465mm,34.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(118.1mm,33.3mm) on Top Layer And Track (118.735mm,32.665mm)(118.735mm,33.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R3-2(116.2mm,33.3mm) on Top Layer And Track (115.56mm,32.665mm)(115.56mm,33.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R3-2(116.2mm,33.3mm) on Top Layer And Track (116.83mm,32.538mm)(117.465mm,32.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R3-2(116.2mm,33.3mm) on Top Layer And Track (116.83mm,34.062mm)(117.465mm,34.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R33-1(52mm,25.5mm) on Top Layer And Track (51.238mm,26.135mm)(51.238mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-1(52mm,25.5mm) on Top Layer And Track (51.365mm,24.865mm)(52.635mm,24.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R33-1(52mm,25.5mm) on Top Layer And Track (52.762mm,26.135mm)(52.762mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R33-2(52mm,27.4mm) on Top Layer And Track (51.238mm,26.135mm)(51.238mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R33-2(52mm,27.4mm) on Top Layer And Track (51.365mm,28.04mm)(52.635mm,28.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R33-2(52mm,27.4mm) on Top Layer And Track (52.762mm,26.135mm)(52.762mm,26.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R34-1(48.9mm,42.2mm) on Top Layer And Track (48.138mm,42.835mm)(48.138mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-1(48.9mm,42.2mm) on Top Layer And Track (48.265mm,41.565mm)(49.535mm,41.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R34-1(48.9mm,42.2mm) on Top Layer And Track (49.662mm,42.835mm)(49.662mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R34-2(48.9mm,44.1mm) on Top Layer And Track (48.138mm,42.835mm)(48.138mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R34-2(48.9mm,44.1mm) on Top Layer And Track (48.265mm,44.74mm)(49.535mm,44.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R34-2(48.9mm,44.1mm) on Top Layer And Track (49.662mm,42.835mm)(49.662mm,43.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R35-1(44.1mm,10.4mm) on Top Layer And Track (43.338mm,9.13mm)(43.338mm,9.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-1(44.1mm,10.4mm) on Top Layer And Track (43.465mm,11.035mm)(44.735mm,11.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R35-1(44.1mm,10.4mm) on Top Layer And Track (44.862mm,9.13mm)(44.862mm,9.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R35-2(44.1mm,8.5mm) on Top Layer And Track (43.338mm,9.13mm)(43.338mm,9.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R35-2(44.1mm,8.5mm) on Top Layer And Track (43.465mm,7.86mm)(44.735mm,7.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R35-2(44.1mm,8.5mm) on Top Layer And Track (44.862mm,9.13mm)(44.862mm,9.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R36-1(55.1mm,27.4mm) on Top Layer And Track (54.338mm,26.13mm)(54.338mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R36-1(55.1mm,27.4mm) on Top Layer And Track (54.465mm,28.035mm)(55.735mm,28.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R36-1(55.1mm,27.4mm) on Top Layer And Track (55.862mm,26.13mm)(55.862mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R36-2(55.1mm,25.5mm) on Top Layer And Track (54.338mm,26.13mm)(54.338mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R36-2(55.1mm,25.5mm) on Top Layer And Track (54.465mm,24.86mm)(55.735mm,24.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R36-2(55.1mm,25.5mm) on Top Layer And Track (55.862mm,26.13mm)(55.862mm,26.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R4-1(81mm,21.4mm) on Top Layer And Track (79.73mm,20.638mm)(80.365mm,20.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R4-1(81mm,21.4mm) on Top Layer And Track (79.73mm,22.162mm)(80.365mm,22.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(81mm,21.4mm) on Top Layer And Track (81.635mm,20.765mm)(81.635mm,22.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R4-2(79.1mm,21.4mm) on Top Layer And Track (78.46mm,20.765mm)(78.46mm,22.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R4-2(79.1mm,21.4mm) on Top Layer And Track (79.73mm,20.638mm)(80.365mm,20.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R4-2(79.1mm,21.4mm) on Top Layer And Track (79.73mm,22.162mm)(80.365mm,22.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-1(80.996mm,23.28mm) on Top Layer And Track (79.726mm,22.518mm)(80.361mm,22.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-1(80.996mm,23.28mm) on Top Layer And Track (79.726mm,24.042mm)(80.361mm,24.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(80.996mm,23.28mm) on Top Layer And Track (81.631mm,22.645mm)(81.631mm,23.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R6-2(79.096mm,23.28mm) on Top Layer And Track (78.456mm,22.645mm)(78.456mm,23.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R6-2(79.096mm,23.28mm) on Top Layer And Track (79.726mm,22.518mm)(80.361mm,22.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R6-2(79.096mm,23.28mm) on Top Layer And Track (79.726mm,24.042mm)(80.361mm,24.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-1(72mm,59.5mm) on Top Layer And Track (71.238mm,60.135mm)(71.238mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(72mm,59.5mm) on Top Layer And Track (71.365mm,58.865mm)(72.635mm,58.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-1(72mm,59.5mm) on Top Layer And Track (72.762mm,60.135mm)(72.762mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R8-2(72mm,61.4mm) on Top Layer And Track (71.238mm,60.135mm)(71.238mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R8-2(72mm,61.4mm) on Top Layer And Track (71.365mm,62.04mm)(72.635mm,62.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R8-2(72mm,61.4mm) on Top Layer And Track (72.762mm,60.135mm)(72.762mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(23.3mm,31.7mm) on Top Layer And Track (22.665mm,31.065mm)(22.665mm,32.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-1(23.3mm,31.7mm) on Top Layer And Track (23.935mm,30.938mm)(24.57mm,30.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-1(23.3mm,31.7mm) on Top Layer And Track (23.935mm,32.462mm)(24.57mm,32.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R9-2(25.2mm,31.7mm) on Top Layer And Track (23.935mm,30.938mm)(24.57mm,30.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R9-2(25.2mm,31.7mm) on Top Layer And Track (23.935mm,32.462mm)(24.57mm,32.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R9-2(25.2mm,31.7mm) on Top Layer And Track (25.84mm,31.065mm)(25.84mm,32.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad U2-4(82mm,45.7mm) on Multi-Layer And Text "U4" (82.7mm,43.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U4-10(73mm,43.75mm) on Top Layer And Track (71.95mm,41.2mm)(71.95mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U4-3(68.1mm,42.45mm) on Top Layer And Track (69.2mm,41.2mm)(69.2mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U4-4(68.1mm,41.8mm) on Top Layer And Track (69.2mm,41.2mm)(69.2mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U4-7(73mm,41.8mm) on Top Layer And Track (71.95mm,41.2mm)(71.95mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U4-8(73mm,42.45mm) on Top Layer And Track (71.95mm,41.2mm)(71.95mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U4-9(73mm,43.1mm) on Top Layer And Track (71.95mm,41.2mm)(71.95mm,44.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-1(68.1mm,31.35mm) on Top Layer And Track (69.2mm,28.8mm)(69.2mm,31.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U5-2(68.1mm,30.7mm) on Top Layer And Track (69.2mm,28.8mm)(69.2mm,31.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U5-3(68.1mm,30.05mm) on Top Layer And Track (69.2mm,28.8mm)(69.2mm,31.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U6-1(87.902mm,31.295mm) on Top Layer And Track (89.002mm,28.745mm)(89.002mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U6-10(92.802mm,31.295mm) on Top Layer And Track (91.752mm,28.745mm)(91.752mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U6-2(87.902mm,30.645mm) on Top Layer And Track (89.002mm,28.745mm)(89.002mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U6-3(87.902mm,29.995mm) on Top Layer And Track (89.002mm,28.745mm)(89.002mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U6-4(87.902mm,29.345mm) on Top Layer And Track (89.002mm,28.745mm)(89.002mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U6-8(92.802mm,29.995mm) on Top Layer And Track (91.752mm,28.745mm)(91.752mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U6-9(92.802mm,30.645mm) on Top Layer And Track (91.752mm,28.745mm)(91.752mm,31.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U7-1(42.8mm,60.05mm) on Top Layer And Track (43.9mm,57.5mm)(43.9mm,60.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U7-2(42.8mm,59.4mm) on Top Layer And Track (43.9mm,57.5mm)(43.9mm,60.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U7-7(47.7mm,58.1mm) on Top Layer And Track (46.65mm,57.5mm)(46.65mm,60.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X1-1(20mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(19mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X1-1(20mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-10(28mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-11(30mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-12(30mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-14(32mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-15(34mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-18(36mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-19(38mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-19(38mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-19(38mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X1-2(20mm,72.5mm) on Multi-Layer And Track (19mm,69.5mm)(19mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-2(20mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-20(38mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-20(38mm,72.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-20(38mm,72.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-3(22mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-4(22mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-5(24mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-6(24mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-7(26mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-8(26mm,72.5mm) on Multi-Layer And Track (19mm,73.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-9(28mm,70.5mm) on Multi-Layer And Track (19mm,69.5mm)(39mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X2-1(40mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X2-1(40mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X2-1(40mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-10(48mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-11(50mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-12(50mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-13(52mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-14(52mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-15(54mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-16(54mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-18(56mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad X2-19(58mm,70.5mm) on Multi-Layer And Track (58.912mm,70.725mm)(59.166mm,70.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad X2-19(58mm,70.5mm) on Multi-Layer And Track (58.912mm,70.751mm)(59.141mm,70.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-19(58mm,70.5mm) on Multi-Layer And Track (58.937mm,70.624mm)(59.166mm,70.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad X2-19(58mm,70.5mm) on Multi-Layer And Track (58.937mm,70.649mm)(59.166mm,70.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X2-2(40mm,72.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X2-2(40mm,72.5mm) on Multi-Layer And Track (39mm,69.5mm)(39mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-2(40mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-20(58mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-20(58mm,72.5mm) on Multi-Layer And Track (59mm,69.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-3(42mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-4(42mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-5(44mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-6(44mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-7(46mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-8(46mm,72.5mm) on Multi-Layer And Track (39mm,73.5mm)(59mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X2-9(48mm,70.5mm) on Multi-Layer And Track (39mm,69.5mm)(59mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X3-1(74mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(73mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X3-1(74mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-10(82mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-11(84mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-12(84mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-13(86mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-14(86mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-15(88mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-16(88mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-17(90mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-18(90mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-19(92mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-19(92mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-19(92mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X3-2(74mm,72.5mm) on Multi-Layer And Track (73mm,69.5mm)(73mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-2(74mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-20(92mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-20(92mm,72.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-20(92mm,72.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-3(76mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-4(76mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-5(78mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-6(78mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-7(80mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-8(80mm,72.5mm) on Multi-Layer And Track (73mm,73.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X3-9(82mm,70.5mm) on Multi-Layer And Track (73mm,69.5mm)(93mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X4-1(94mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X4-1(94mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad X4-1(94mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-10(102mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-11(104mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-12(104mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-13(106mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-14(106mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-15(108mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-16(108mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-17(110mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-18(110mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-19(112mm,70.5mm) on Multi-Layer And Track (113mm,69.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-19(112mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X4-2(94mm,72.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X4-2(94mm,72.5mm) on Multi-Layer And Track (93mm,69.5mm)(93mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-2(94mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-20(112mm,72.5mm) on Multi-Layer And Track (113mm,69.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-20(112mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-3(96mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-4(96mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-5(98mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-6(98mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-7(100mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-8(100mm,72.5mm) on Multi-Layer And Track (93mm,73.5mm)(113mm,73.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X4-9(102mm,70.5mm) on Multi-Layer And Track (93mm,69.5mm)(113mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :419

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0.1mm, Vertical Gap = 0.254mm ) (All),(All) 
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02