Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  3 01:36:47 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3781)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5893)
5. checking no_input_delay (23)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3781)
---------------------------
 There are 852 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 852 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 2077 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5893)
---------------------------------------------------
 There are 5893 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.045        0.000                      0                  689        0.140        0.000                      0                  689        3.000        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            25.719        0.000                      0                  421        0.194        0.000                      0                  421       19.500        0.000                       0                    50  
sys_clk_pin                     4.889        0.000                      0                  268        0.140        0.000                      0                  268        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin        vga_clk_clk_wiz_0        3.045        0.000                      0                    4        0.991        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.719ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 1.778ns (12.450%)  route 12.503ns (87.550%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.478     2.018 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          1.286     3.304    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.301     3.605 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.644     5.249    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.373 r  U_vga_controller/U_Pixel_Counter/rData[3]_i_22/O
                         net (fo=120, routed)         6.178    11.551    U_disparity_generator/qvga_addr3[0]
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.675 r  U_disparity_generator/rData[3]_i_58/O
                         net (fo=1, routed)           0.000    11.675    U_disparity_generator/rData[3]_i_58_n_0
    SLICE_X35Y145        MUXF7 (Prop_muxf7_I1_O)      0.217    11.892 r  U_disparity_generator/rData_reg[3]_i_34/O
                         net (fo=1, routed)           0.000    11.892    U_disparity_generator/rData_reg[3]_i_34_n_0
    SLICE_X35Y145        MUXF8 (Prop_muxf8_I1_O)      0.094    11.986 r  U_disparity_generator/rData_reg[3]_i_16/O
                         net (fo=1, routed)           1.839    13.825    U_disparity_generator/rData_reg[3]_i_16_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I5_O)        0.316    14.141 r  U_disparity_generator/rData[3]_i_4/O
                         net (fo=1, routed)           1.556    15.697    U_vga_controller/U_Pixel_Counter/rData_reg[3]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    15.821 r  U_vga_controller/U_Pixel_Counter/rData[3]_i_1/O
                         net (fo=1, routed)           0.000    15.821    U_disparity_generator/rData_reg[3]_0[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.007    41.616    
                         clock uncertainty           -0.106    41.510    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.031    41.541    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         41.541    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 25.719    

Slack (MET) :             25.841ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.157ns  (logic 1.772ns (12.516%)  route 12.385ns (87.484%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.478     2.018 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          1.286     3.304    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.301     3.605 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.644     5.249    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.373 r  U_vga_controller/U_Pixel_Counter/rData[3]_i_22/O
                         net (fo=120, routed)         6.217    11.590    U_disparity_generator/qvga_addr3[0]
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.124    11.714 r  U_disparity_generator/rData[4]_i_57/O
                         net (fo=1, routed)           0.000    11.714    U_disparity_generator/rData[4]_i_57_n_0
    SLICE_X34Y144        MUXF7 (Prop_muxf7_I1_O)      0.214    11.928 r  U_disparity_generator/rData_reg[4]_i_33/O
                         net (fo=1, routed)           0.000    11.928    U_disparity_generator/rData_reg[4]_i_33_n_0
    SLICE_X34Y144        MUXF8 (Prop_muxf8_I1_O)      0.088    12.016 r  U_disparity_generator/rData_reg[4]_i_13/O
                         net (fo=1, routed)           1.839    13.856    U_disparity_generator/rData_reg[4]_i_13_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I5_O)        0.319    14.175 r  U_disparity_generator/rData[4]_i_4/O
                         net (fo=1, routed)           1.399    15.573    U_disparity_generator/rData[4]_i_4_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    15.697 r  U_disparity_generator/rData[4]_i_1/O
                         net (fo=1, routed)           0.000    15.697    U_disparity_generator/rData[4]_i_1_n_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.007    41.616    
                         clock uncertainty           -0.106    41.510    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.029    41.539    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         41.539    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 25.841    

Slack (MET) :             26.199ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.801ns  (logic 1.772ns (12.839%)  route 12.029ns (87.161%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.478     2.018 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          1.286     3.304    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.301     3.605 f  U_vga_controller/U_Pixel_Counter/rData[5]_i_3/O
                         net (fo=42, routed)          1.644     5.249    U_vga_controller/U_Pixel_Counter/rData[5]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.373 r  U_vga_controller/U_Pixel_Counter/rData[3]_i_22/O
                         net (fo=120, routed)         6.233    11.606    U_disparity_generator/qvga_addr3[0]
    SLICE_X34Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.730 r  U_disparity_generator/rData[5]_i_64/O
                         net (fo=1, routed)           0.000    11.730    U_disparity_generator/rData[5]_i_64_n_0
    SLICE_X34Y145        MUXF7 (Prop_muxf7_I1_O)      0.214    11.944 r  U_disparity_generator/rData_reg[5]_i_40/O
                         net (fo=1, routed)           0.000    11.944    U_disparity_generator/rData_reg[5]_i_40_n_0
    SLICE_X34Y145        MUXF8 (Prop_muxf8_I1_O)      0.088    12.032 r  U_disparity_generator/rData_reg[5]_i_20/O
                         net (fo=1, routed)           1.693    13.725    U_disparity_generator/rData_reg[5]_i_20_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I5_O)        0.319    14.044 r  U_disparity_generator/rData[5]_i_7/O
                         net (fo=1, routed)           1.174    15.217    U_disparity_generator/rData[5]_i_7_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    15.341 r  U_disparity_generator/rData[5]_i_2/O
                         net (fo=1, routed)           0.000    15.341    U_disparity_generator/rData[5]_i_2_n_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.007    41.616    
                         clock uncertainty           -0.106    41.510    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.031    41.541    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                         41.541    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 26.199    

Slack (MET) :             29.379ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.800ns (28.076%)  route 7.173ns (71.924%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.820    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.154 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[1]
                         net (fo=2, routed)           0.966     8.120    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[14]
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.303     8.423 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          3.090    11.513    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    41.486    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.078    41.564    
                         clock uncertainty           -0.106    41.458    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.892    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 29.379    

Slack (MET) :             29.500ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 2.686ns (27.263%)  route 7.166ns (72.737%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.040 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.824     7.864    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[10]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.303     8.167 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10__0/O
                         net (fo=12, routed)          3.225    11.392    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    41.486    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.078    41.564    
                         clock uncertainty           -0.106    41.458    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.892    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 29.500    

Slack (MET) :             29.682ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 2.570ns (26.578%)  route 7.100ns (73.422%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.928 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.723     7.651    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[9]
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.299     7.950 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11__0/O
                         net (fo=12, routed)          3.260    11.210    U_FrameBufferLeft/ADDRBWRADDR[9]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    41.486    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.078    41.564    
                         clock uncertainty           -0.106    41.458    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.892    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 29.682    

Slack (MET) :             29.689ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 2.686ns (28.029%)  route 6.897ns (71.971%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.040 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.834     7.874    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[10]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.303     8.177 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10/O
                         net (fo=12, routed)          2.946    11.123    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.477    41.477    U_FrameBufferRight/vga_clk
    RAMB36_X0Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.106    41.378    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.812    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 29.689    

Slack (MET) :             29.716ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.800ns (29.061%)  route 6.835ns (70.939%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.820    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.154 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[1]
                         net (fo=2, routed)           0.966     8.120    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[14]
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.303     8.423 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.752    11.175    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.485    41.485    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.078    41.563    
                         clock uncertainty           -0.106    41.457    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.891    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                 29.716    

Slack (MET) :             29.837ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 2.686ns (28.232%)  route 6.828ns (71.768%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.040 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.824     7.864    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[10]
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.303     8.167 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10__0/O
                         net (fo=12, routed)          2.887    11.054    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.485    41.485    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.078    41.563    
                         clock uncertainty           -0.106    41.457    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.891    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 29.837    

Slack (MET) :             29.884ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 2.800ns (29.592%)  route 6.662ns (70.408%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.540     1.540    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=21, routed)          1.253     3.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     3.435 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_60/O
                         net (fo=2, routed)           0.883     4.318    U_qvga_addr_decoder/mem_reg_0_1_i_40
    SLICE_X37Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.442    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.022 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.981     6.003    U_qvga_addr_decoder/O[2]
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.302     6.305 r  U_qvga_addr_decoder/mem_reg_0_1_i_41/O
                         net (fo=1, routed)           0.000     6.305    U_vga_controller/U_Pixel_Counter/mem_reg_0_15[3]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.820    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.154 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_28/O[1]
                         net (fo=2, routed)           0.675     7.829    U_vga_controller/U_Pixel_Counter/U_qvga_addr_decoder/qvga_addr10[14]
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.303     8.132 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.870    11.002    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.078    41.558    
                         clock uncertainty           -0.106    41.452    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.886    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                 29.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.551     0.551    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=8, routed)           0.149     0.840    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X34Y70         LUT5 (Prop_lut5_I2_O)        0.048     0.888 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.888    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X34Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.817     0.817    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X34Y70         FDCE (Hold_fdce_C_D)         0.131     0.695    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.551     0.551    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=8, routed)           0.149     0.840    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.885 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X34Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.817     0.817    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X34Y70         FDCE (Hold_fdce_C_D)         0.121     0.685    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.018%)  route 0.161ns (45.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=12, routed)          0.161     0.854    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X38Y70         LUT5 (Prop_lut5_I3_O)        0.048     0.902 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.902    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.131     0.696    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.551     0.551    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.164     0.715 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.104     0.819    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X35Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.864 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.864    U_vga_controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X35Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.817     0.817    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X35Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X35Y70         FDCE (Hold_fdce_C_D)         0.091     0.655    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553     0.553    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.117     0.834    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X39Y69         LUT5 (Prop_lut5_I3_O)        0.049     0.883 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.883    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819     0.819    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.107     0.673    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.620%)  route 0.161ns (46.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=12, routed)          0.161     0.854    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X38Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.899 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.899    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.121     0.686    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553     0.553    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.117     0.834    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.879 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.879    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819     0.819    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.092     0.658    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553     0.553    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.116     0.833    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.878 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819     0.819    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X39Y69         FDCE (Hold_fdce_C_D)         0.091     0.657    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.129%)  route 0.138ns (35.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.148     0.700 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          0.138     0.838    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.099     0.937 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.937    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X38Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.121     0.673    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.342%)  route 0.183ns (49.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553     0.553    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.183     0.877    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.922 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.922    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X39Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X39Y70         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.091     0.657    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y66     U_disparity_generator/rData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y66     U_disparity_generator/rData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y104    U_disparity_generator/rData_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y70     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.952ns (19.633%)  route 3.897ns (80.367%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.806     5.327    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=8, routed)           1.346     7.129    U_SCCB_final_R/U_SCCB/clk_cnt_reg[7]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.124     7.253 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0/O
                         net (fo=2, routed)           0.575     7.828    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0/O
                         net (fo=13, routed)          0.624     8.576    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0/O
                         net (fo=1, routed)           0.729     9.429    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.623    10.176    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.683    15.024    U_SCCB_final_R/U_SCCB/clk
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y143         FDCE (Setup_fdce_C_CE)      -0.205    15.065    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.952ns (19.633%)  route 3.897ns (80.367%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.806     5.327    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=8, routed)           1.346     7.129    U_SCCB_final_R/U_SCCB/clk_cnt_reg[7]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.124     7.253 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0/O
                         net (fo=2, routed)           0.575     7.828    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0/O
                         net (fo=13, routed)          0.624     8.576    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0/O
                         net (fo=1, routed)           0.729     9.429    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.623    10.176    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.683    15.024    U_SCCB_final_R/U_SCCB/clk
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y143         FDCE (Setup_fdce_C_CE)      -0.205    15.065    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.952ns (19.633%)  route 3.897ns (80.367%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.806     5.327    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=8, routed)           1.346     7.129    U_SCCB_final_R/U_SCCB/clk_cnt_reg[7]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.124     7.253 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0/O
                         net (fo=2, routed)           0.575     7.828    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0/O
                         net (fo=13, routed)          0.624     8.576    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0/O
                         net (fo=1, routed)           0.729     9.429    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.623    10.176    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.683    15.024    U_SCCB_final_R/U_SCCB/clk
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.281    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X3Y143         FDCE (Setup_fdce_C_CE)      -0.205    15.065    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.547ns (32.605%)  route 3.198ns (67.395%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.624     5.145    U_SCCB_final_L/U_SCCB/clk
    SLICE_X63Y89         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/Q
                         net (fo=8, routed)           0.713     6.277    U_SCCB_final_L/U_SCCB/clk_cnt_reg[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.324     6.601 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18/O
                         net (fo=3, routed)           0.818     7.419    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.354     7.773 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.363     8.136    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.462 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.625     9.088    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.212 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.678     9.889    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X58Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    U_SCCB_final_L/U_SCCB/clk
    SLICE_X58Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.862    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.547ns (32.605%)  route 3.198ns (67.395%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.624     5.145    U_SCCB_final_L/U_SCCB/clk
    SLICE_X63Y89         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/Q
                         net (fo=8, routed)           0.713     6.277    U_SCCB_final_L/U_SCCB/clk_cnt_reg[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.324     6.601 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18/O
                         net (fo=3, routed)           0.818     7.419    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.354     7.773 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.363     8.136    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.462 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.625     9.088    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.212 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.678     9.889    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X58Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    U_SCCB_final_L/U_SCCB/clk
    SLICE_X58Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.862    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.547ns (32.929%)  route 3.151ns (67.071%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.624     5.145    U_SCCB_final_L/U_SCCB/clk
    SLICE_X63Y89         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/Q
                         net (fo=8, routed)           0.713     6.277    U_SCCB_final_L/U_SCCB/clk_cnt_reg[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.324     6.601 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18/O
                         net (fo=3, routed)           0.818     7.419    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.354     7.773 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.363     8.136    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.462 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.625     9.088    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.212 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.631     9.843    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    U_SCCB_final_L/U_SCCB/clk
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.862    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.547ns (32.929%)  route 3.151ns (67.071%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.624     5.145    U_SCCB_final_L/U_SCCB/clk
    SLICE_X63Y89         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/Q
                         net (fo=8, routed)           0.713     6.277    U_SCCB_final_L/U_SCCB/clk_cnt_reg[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.324     6.601 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18/O
                         net (fo=3, routed)           0.818     7.419    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.354     7.773 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.363     8.136    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.462 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.625     9.088    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.212 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.631     9.843    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    U_SCCB_final_L/U_SCCB/clk
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.862    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.547ns (32.929%)  route 3.151ns (67.071%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.624     5.145    U_SCCB_final_L/U_SCCB/clk
    SLICE_X63Y89         FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/Q
                         net (fo=8, routed)           0.713     6.277    U_SCCB_final_L/U_SCCB/clk_cnt_reg[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I0_O)        0.324     6.601 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18/O
                         net (fo=3, routed)           0.818     7.419    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_18_n_0
    SLICE_X61Y89         LUT5 (Prop_lut5_I0_O)        0.354     7.773 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.363     8.136    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.462 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.625     9.088    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.212 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.631     9.843    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    U_SCCB_final_L/U_SCCB/clk
    SLICE_X58Y86         FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.862    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.952ns (20.221%)  route 3.756ns (79.779%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.806     5.327    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=8, routed)           1.346     7.129    U_SCCB_final_R/U_SCCB/clk_cnt_reg[7]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.124     7.253 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0/O
                         net (fo=2, routed)           0.575     7.828    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0/O
                         net (fo=13, routed)          0.624     8.576    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0/O
                         net (fo=1, routed)           0.729     9.429    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.482    10.035    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y142         FDCE (Setup_fdce_C_CE)      -0.169    15.100    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.952ns (20.221%)  route 3.756ns (79.779%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.806     5.327    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=8, routed)           1.346     7.129    U_SCCB_final_R/U_SCCB/clk_cnt_reg[7]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.124     7.253 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0/O
                         net (fo=2, routed)           0.575     7.828    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_10__0_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0/O
                         net (fo=13, routed)          0.624     8.576    U_SCCB_final_R/U_SCCB/clk_cnt_reg[9]_i_4__0_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0/O
                         net (fo=1, routed)           0.729     9.429    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_4__0_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.124     9.553 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.482    10.035    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y142         FDCE (Setup_fdce_C_CE)      -0.169    15.100    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.471    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X61Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.087     1.699    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[7]_1[4]
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.744 r  U_SCCB_final_L/U_SCCB/shift_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    U_SCCB_final_L/U_SCCB/shift_reg_reg[4]_i_1_n_0
    SLICE_X60Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     1.984    U_SCCB_final_L/U_SCCB/clk
    SLICE_X60Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.120     1.604    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.675     1.559    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X3Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.110     1.810    U_SCCB_final_R/U_SCCB_CONTROLUNIT/data[5]
    SLICE_X2Y144         LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    U_SCCB_final_R/U_SCCB/D[4]
    SLICE_X2Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.950     2.078    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y144         FDCE (Hold_fdce_C_D)         0.121     1.696    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.471    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X59Y84         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.134     1.747    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[7]_1[5]
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  U_SCCB_final_L/U_SCCB/shift_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_SCCB_final_L/U_SCCB/shift_reg_reg[5]_i_1_n_0
    SLICE_X60Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     1.984    U_SCCB_final_L/U_SCCB/clk
    SLICE_X60Y85         FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.121     1.607    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/clk_100k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.676     1.560    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y149         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U_SCCB_final_R/U_SCCB/clk_div_reg[2]/Q
                         net (fo=7, routed)           0.104     1.804    U_SCCB_final_R/U_SCCB_n_27
    SLICE_X0Y149         LUT5 (Prop_lut5_I2_O)        0.045     1.849 r  U_SCCB_final_R/clk_100k_i_1/O
                         net (fo=1, routed)           0.000     1.849    U_SCCB_final_R/U_SCCB/clk_100k_reg_1
    SLICE_X0Y149         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_100k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.951     2.079    U_SCCB_final_R/U_SCCB/clk
    SLICE_X0Y149         FDCE                                         r  U_SCCB_final_R/U_SCCB/clk_100k_reg/C
                         clock pessimism             -0.506     1.573    
    SLICE_X0Y149         FDCE (Hold_fdce_C_D)         0.092     1.665    U_SCCB_final_R/U_SCCB/clk_100k_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.675     1.559    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y143         FDPE                                         r  U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[0]/Q
                         net (fo=9, routed)           0.147     1.847    U_SCCB_final_R/U_SCCB/bit_cnt_reg[0]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  U_SCCB_final_R/U_SCCB/bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_SCCB_final_R/U_SCCB/bit_cnt_reg[1]_i_1_n_0
    SLICE_X2Y143         FDPE                                         r  U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.950     2.078    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y143         FDPE                                         r  U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[1]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y143         FDPE (Hold_fdpe_C_D)         0.120     1.695    U_SCCB_final_R/U_SCCB/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.251ns (71.379%)  route 0.101ns (28.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     1.473    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X65Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           0.101     1.715    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.760 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_4/O
                         net (fo=1, routed)           0.000     1.760    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_4_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.825 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_next_0[3]
    SLICE_X64Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.859     1.987    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X64Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y87         FDCE (Hold_fdce_C_D)         0.134     1.620    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.250ns (68.142%)  route 0.117ns (31.858%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     1.473    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X65Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[4]/Q
                         net (fo=7, routed)           0.117     1.731    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[4]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_3/O
                         net (fo=1, routed)           0.000     1.776    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_3_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.840 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_next_0[4]
    SLICE_X64Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.859     1.987    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X64Y87         FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y87         FDCE (Hold_fdce_C_D)         0.134     1.620    U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.676     1.560    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X2Y148         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.125     1.849    U_SCCB_final_R/U_SCCB_CONTROLUNIT/data[0]
    SLICE_X1Y147         LUT4 (Prop_lut4_I0_O)        0.045     1.894 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    U_SCCB_final_R/U_SCCB/D[0]
    SLICE_X1Y147         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.951     2.079    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y147         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]/C
                         clock pessimism             -0.503     1.576    
    SLICE_X1Y147         FDCE (Hold_fdce_C_D)         0.091     1.667    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.889%)  route 0.180ns (49.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.675     1.559    U_SCCB_final_R/U_SCCB/clk
    SLICE_X3Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/Q
                         net (fo=40, routed)          0.180     1.879    U_SCCB_final_R/U_SCCB/Q[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.045     1.924 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    U_SCCB_final_R/U_SCCB/state_next__0[2]
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.949     2.077    U_SCCB_final_R/U_SCCB/clk
    SLICE_X2Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y142         FDCE (Hold_fdce_C_D)         0.121     1.695    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.252ns (72.378%)  route 0.096ns (27.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.675     1.559    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X0Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           0.096     1.796    U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[2]
    SLICE_X1Y145         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.841    U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_rep[4]_i_4__0_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.907 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_next[3]
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.950     2.078    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y145         FDCE (Hold_fdce_C_D)         0.105     1.677    U_SCCB_final_R/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y61   U_disparity_generator/read_en_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   U_SCCB_final_L/U_SCCB/ack_error_out_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   U_SCCB_final_R/U_SCCB/clk_cnt_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   U_SCCB_final_L/U_SCCB/ack_error_out_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   U_SCCB_final_L/U_SCCB/scl_mode_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   U_SCCB_final_L/U_SCCB/sda_en_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   U_SCCB_final_L/U_SCCB/sda_out_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_SCCB_final_L/U_SCCB/clk_div_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y143   U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.826ns  (logic 0.580ns (20.523%)  route 2.246ns (79.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 35.071 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.550    35.071    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456    35.527 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.510    36.037    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124    36.161 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           1.736    37.897    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.238    41.371    
    SLICE_X31Y104        FDRE (Setup_fdre_C_R)       -0.429    40.942    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         40.942    
                         arrival time                         -37.897    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.826ns  (logic 0.580ns (20.523%)  route 2.246ns (79.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 35.071 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.550    35.071    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456    35.527 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.510    36.037    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124    36.161 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           1.736    37.897    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.238    41.371    
    SLICE_X31Y104        FDRE (Setup_fdre_C_R)       -0.429    40.942    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         40.942    
                         arrival time                         -37.897    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.826ns  (logic 0.580ns (20.523%)  route 2.246ns (79.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 35.071 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.550    35.071    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456    35.527 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.510    36.037    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124    36.161 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           1.736    37.897    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.609    41.609    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.238    41.371    
    SLICE_X31Y104        FDRE (Setup_fdre_C_R)       -0.429    40.942    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                         40.942    
                         arrival time                         -37.897    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.681ns  (logic 0.580ns (34.494%)  route 1.101ns (65.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 35.071 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.550    35.071    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.456    35.527 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.510    36.037    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.124    36.161 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.591    36.752    U_disparity_generator/SR[0]
    SLICE_X33Y66         FDRE                                         r  U_disparity_generator/rData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          1.428    41.428    U_disparity_generator/rData_reg[2]_0
    SLICE_X33Y66         FDRE                                         r  U_disparity_generator/rData_reg[2]/C
                         clock pessimism              0.000    41.428    
                         clock uncertainty           -0.238    41.189    
    SLICE_X33Y66         FDRE (Setup_fdre_C_R)       -0.429    40.760    U_disparity_generator/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         40.760    
                         arrival time                         -36.752    
  -------------------------------------------------------------------
                         slack                                  4.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.448%)  route 0.405ns (68.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.211     1.794    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.194     2.034    U_disparity_generator/SR[0]
    SLICE_X33Y66         FDRE                                         r  U_disparity_generator/rData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822     0.822    U_disparity_generator/rData_reg[2]_0
    SLICE_X33Y66         FDRE                                         r  U_disparity_generator/rData_reg[2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.238     1.061    
    SLICE_X33Y66         FDRE (Hold_fdre_C_R)        -0.018     1.043    U_disparity_generator/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.785%)  route 0.922ns (83.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.211     1.794    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.711     2.550    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.916     0.916    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[3]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.238     1.154    
    SLICE_X31Y104        FDRE (Hold_fdre_C_R)        -0.018     1.136    U_disparity_generator/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.785%)  route 0.922ns (83.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.211     1.794    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.711     2.550    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.916     0.916    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[4]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.238     1.154    
    SLICE_X31Y104        FDRE (Hold_fdre_C_R)        -0.018     1.136    U_disparity_generator/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/rData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.785%)  route 0.922ns (83.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    U_disparity_generator/clk
    SLICE_X32Y61         FDCE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=2, routed)           0.211     1.794    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  U_vga_controller/U_Pixel_Counter/rData[5]_i_1/O
                         net (fo=4, routed)           0.711     2.550    U_disparity_generator/SR[0]
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=48, routed)          0.916     0.916    U_disparity_generator/rData_reg[2]_0
    SLICE_X31Y104        FDRE                                         r  U_disparity_generator/rData_reg[5]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.238     1.154    
    SLICE_X31Y104        FDRE (Hold_fdre_C_R)        -0.018     1.136    U_disparity_generator/rData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  1.414    





