# compile vhdl design source files
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ip/design_1_ADC_AXI_INTERFACE_0_0/sim/design_1_ADC_AXI_INTERFACE_0_0.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ipshared/dbcb/hdl/ADC_Simulator_v1_0_S00_AXI.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ipshared/dbcb/hdl/ADC_Simulator_v1_0.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/ip/design_1_ADC_Simulator_0_0/sim/design_1_ADC_Simulator_0_0.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../ADC_Stream_TB.srcs/sim_1/new/tb1.vhd"

# Do not sort compile order
nosort
