# Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment

```
@inproceedings{mgvga_iclr25,
title = {Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment},
author = {Haoyuan WU and Haisheng Zheng and Yuan Pu and Bei Yu},
booktitle = {The Thirteenth International Conference on Learning Representations (ICLR)},
year = {2025}
}
```

links
- [openreview](https://openreview.net/forum?id=US9k5TXVLZ)
