-- VHDL for IBM SMS ALD page 45.20.08.1
-- Title: CONSOLE CYCLE CTRL MATRIX OUTPUT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/30/2020 2:38:41 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_20_08_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_MX_Y2_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y3_POS:	 in STD_LOGIC;
		PS_CONS_MX_X5_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y4_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y1_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y5_POS:	 in STD_LOGIC;
		PS_CONS_MX_Y6_POS:	 in STD_LOGIC;
		PS_CONS_MX_X6_POS:	 in STD_LOGIC;
		MS_CONS_MX_25_POS:	 out STD_LOGIC;
		PS_CONS_MX_26_POS:	 out STD_LOGIC;
		PS_CONS_MX_27_POS:	 out STD_LOGIC;
		PS_CONS_MX_28_POS:	 out STD_LOGIC;
		MS_CONS_MX_28_POS:	 out STD_LOGIC;
		PS_CONS_MX_29_POS:	 out STD_LOGIC;
		MS_CONS_MX_29_POS:	 out STD_LOGIC;
		PS_CONS_MX_30_POS:	 out STD_LOGIC;
		MS_CONS_MX_30_POS:	 out STD_LOGIC;
		MS_CONS_MX_31_POS:	 out STD_LOGIC);
end ALD_45_20_08_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT;

architecture behavioral of ALD_45_20_08_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_4E_H: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_4F_H: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;

begin

	OUT_4B_C <= NOT(PS_CONS_MX_Y1_POS AND PS_CONS_MX_X5_POS );
	OUT_4C_NoPin <= NOT(PS_CONS_MX_Y2_POS AND PS_CONS_MX_X5_POS );
	OUT_2C_D <= NOT OUT_4C_NoPin;
	OUT_4D_NoPin <= NOT(PS_CONS_MX_Y3_POS AND PS_CONS_MX_X5_POS );
	OUT_2D_D <= NOT OUT_4D_NoPin;
	OUT_4E_H <= NOT(PS_CONS_MX_X5_POS AND PS_CONS_MX_Y4_POS );
	OUT_2E_A <= NOT OUT_4E_H;
	OUT_4F_H <= NOT(PS_CONS_MX_X5_POS AND PS_CONS_MX_Y5_POS );
	OUT_2F_A <= NOT OUT_4F_H;
	OUT_4G_C <= NOT(PS_CONS_MX_X5_POS AND PS_CONS_MX_Y6_POS );
	OUT_3G_B <= OUT_4G_C;
	OUT_2G_D <= NOT(OUT_3G_B );
	OUT_4H_D <= NOT(PS_CONS_MX_Y1_POS AND PS_CONS_MX_X6_POS );

	MS_CONS_MX_25_POS <= OUT_4B_C;
	PS_CONS_MX_26_POS <= OUT_2C_D;
	PS_CONS_MX_27_POS <= OUT_2D_D;
	MS_CONS_MX_28_POS <= OUT_4E_H;
	PS_CONS_MX_28_POS <= OUT_2E_A;
	MS_CONS_MX_29_POS <= OUT_4F_H;
	PS_CONS_MX_29_POS <= OUT_2F_A;
	MS_CONS_MX_30_POS <= OUT_3G_B;
	PS_CONS_MX_30_POS <= OUT_2G_D;
	MS_CONS_MX_31_POS <= OUT_4H_D;


end;
