{
  "version": "1.0",
  "timestamp": "2026-01-28T12:00:00+08:00",
  "input_file": "source.sv",
  "output_file": "bug.sv",
  "reduction": {
    "original_lines": 22,
    "minimized_lines": 2,
    "reduction_percent": 90.9,
    "original_size": 320,
    "minimized_size": 35
  },
  "key_constructs_preserved": [
    {
      "construct": "inout logic c",
      "reason": "Bidirectional port that Arc dialect cannot handle, creates !llhd.ref<i1> type"
    }
  ],
  "removed_elements": [
    {
      "element": "input logic clk",
      "lines_removed": 1,
      "reason": "Clock signal not required to trigger issue"
    },
    {
      "element": "input logic rst",
      "lines_removed": 1,
      "reason": "Reset signal not required to trigger issue"
    },
    {
      "element": "input logic a",
      "lines_removed": 1,
      "reason": "Input port not required to trigger issue"
    },
    {
      "element": "output logic b",
      "lines_removed": 1,
      "reason": "Output port not required to trigger issue"
    },
    {
      "element": "logic b_reg",
      "lines_removed": 1,
      "reason": "Register declaration not required"
    },
    {
      "element": "always_ff block",
      "lines_removed": 6,
      "reason": "Sequential logic not required"
    },
    {
      "element": "assign b = b_reg",
      "lines_removed": 1,
      "reason": "Output assignment not required"
    },
    {
      "element": "assign c = (...)",
      "lines_removed": 1,
      "reason": "Tristate assignment not required"
    }
  ],
  "steps": [
    {
      "step": 1,
      "action": "Remove Sequential Logic",
      "result": "Removed always_ff block and b_reg register, kept inout port"
    },
    {
      "step": 2,
      "action": "Remove Unnecessary Ports",
      "result": "Removed clk, rst, a, b ports, kept only inout logic c"
    },
    {
      "step": 3,
      "action": "Remove Tristate Assignment",
      "result": "Removed assign c statement, empty module with just inout port"
    }
  ],
  "crash_preservation": {
    "preserved": false,
    "reason": "Bug fixed in current CIRCT version"
  },
  "minimal_test_case": {
    "code": "module M(inout logic c);\nendmodule",
    "lines": 2,
    "triggers_issue": true
  },
  "verification": {
    "syntax_check": {
      "slang": "pass",
      "verilator": "pass"
    },
    "current_behavior": "arcilator now handles inout port gracefully"
  }
}
