// Seed: 4255338193
module module_0;
  wire id_1;
  assign module_1.id_36 = 0;
  supply1 id_2, id_3, id_5, id_6, id_7, id_8, id_9 = (1);
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input tri id_2,
    input wand id_3,
    output uwire id_4,
    output tri1 id_5,
    output tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    id_39,
    input tri0 id_11,
    input supply0 id_12,
    input wand id_13,
    output wire id_14,
    input wand id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri1 id_18,
    output wor id_19,
    output wor id_20,
    input wire id_21,
    output tri0 id_22,
    input tri id_23,
    output wand id_24,
    input wand id_25,
    input uwire id_26,
    output tri0 id_27,
    output supply1 id_28,
    output wand id_29,
    output wand id_30,
    output supply0 id_31,
    input tri1 id_32,
    input wire id_33,
    input wor id_34,
    output wire id_35,
    input tri0 id_36,
    input uwire id_37
);
  assign id_27 = 1;
  supply0 id_40 = 1;
  always_latch begin : LABEL_0
    id_39 <= 1;
    id_1  <= -1'b0;
  end
  module_0 modCall_1 ();
  wire id_41, id_42, id_43, id_44;
  wire id_45, id_46;
  wire id_47;
  wire id_48;
endmodule
