// Memory trace file for testing the two-level cache hierarchy
// Format: Each line contains a single hexadecimal memory address to access
// Total addresses: 135

// Sequential access pattern
10
20
30
40
50
60
70
80
90
A0

// Repeated access pattern to test cache hits
10
20
30
40
50

// Stride access pattern (stride of 32 bytes - maps to same L1 cache index)
10
30
50
70
90
B0
D0
F0

// Random access pattern
25
A7
F3
64
B1
D9
34
7C

// Loop pattern (repeated small section)
100
110
120
100
110
120
100
110
120
100
110
120

// Interleaved access pattern
200
300
400
200
300
400
200
300
400
200
300
400

// Sequential pattern to fill cache
500
510
520
530
540
550
560
570
580
590
5A0
5B0
5C0
5D0
5E0
5F0

// Random burst of 16 accesses
600
610
620
630
640
650
660
670
680
690
6A0
6B0
6C0
6D0
6E0
6F0

// Large stride pattern (jumps over large areas)
10
110
210
310
410
510
610
710
10
110
210
310
410
510
610
710

// Sequential pattern overlapping with earlier addressed regions
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F

// More sequence to fill up to 128 addresses
400
401
402
403
404
405
406
407
408
409
40A
40B
40C
40D
40E
40F
