✔ [2/100] Built LeanRV64D.Sail.IntRange (1.4s)
✔ [3/100] Built LeanRV64D.Sail.BitVec (2.6s)
✔ [4/100] Built LeanRV64D.Sail.Sail (3.3s)
✔ [5/100] Built LeanRV64D.Defs (25s)
✔ [6/100] Built LeanRV64D.FakeReal (475ms)
✔ [7/100] Built LeanRV64D.Specialization (619ms)
✔ [8/100] Built LeanRV64D.RiscvExtras (579ms)
✔ [9/100] Built LeanRV64D.RiscvStepCommon (519ms)
✔ [10/100] Built LeanRV64D.RiscvStepExt (506ms)
✔ [11/100] Built LeanRV64D.RiscvInstsZawrs (614ms)
✔ [12/100] Built LeanRV64D.RiscvInstsZvknhab (694ms)
✔ [13/100] Built LeanRV64D.RiscvInstsVextFpVm (1.2s)
✔ [14/100] Built LeanRV64D.RiscvInstsVextRed (1.3s)
✔ [15/100] Built LeanRV64D.RiscvInstsZvkned (1.3s)
✔ [16/100] Built LeanRV64D.RiscvInstsVextMask (1.3s)
✔ [17/100] Built LeanRV64D.RiscvInstsMext (1.1s)
✔ [18/100] Built LeanRV64D.RiscvInstsVextVm (3.8s)
✔ [19/100] Built LeanRV64D.RiscvInstsZicbop (760ms)
✔ [20/100] Built LeanRV64D.RiscvZihintntlTypes (869ms)
✔ [21/100] Built LeanRV64D.RiscvInstRetire (557ms)
✔ [22/100] Built LeanRV64D.RiscvVextTypes (1.2s)
✔ [23/100] Built LeanRV64D.RiscvExtRegs (513ms)
✔ [24/100] Built LeanRV64D.ReadWriteV1 (742ms)
✔ [25/100] Built LeanRV64D.PreludeMemMetadata (567ms)
✔ [26/100] Built LeanRV64D.RiscvVmemTypes (545ms)
✔ [27/100] Built LeanRV64D.PreludeMemAddrtype (573ms)
✔ [28/100] Built LeanRV64D.Common (618ms)
✔ [29/100] Built LeanRV64D.RiscvVlen (564ms)
✔ [30/100] Built LeanRV64D.RiscvInstsVextFp (6.5s)
✔ [31/100] Built LeanRV64D.RiscvFlen (591ms)
✔ [32/100] Built LeanRV64D.RiscvTypesExt (526ms)
✔ [33/100] Built LeanRV64D.Arith (733ms)
✔ [34/100] Built LeanRV64D.DecBits (2.0s)
✔ [35/100] Built LeanRV64D.Mapping (774ms)
✔ [36/100] Built LeanRV64D.RiscvErrors (589ms)
✔ [37/100] Built LeanRV64D.RiscvXlen (554ms)
✔ [38/100] Built LeanRV64D.Flow (535ms)
✔ [39/100] Built LeanRV64D.RiscvInstsVextArith (11s)
✔ [40/100] Built LeanRV64D.RiscvInstsZalrsc (545ms)
✔ [41/100] Built LeanRV64D.RiscvVmemPtw (671ms)
✔ [42/100] Built LeanRV64D.Vector (699ms)
✔ [43/100] Built LeanRV64D.Prelude (1.1s)
✔ [44/100] Built LeanRV64D.Arithmetic (1.1s)
✔ [45/100] Built LeanRV64D.HexBitsSigned (8.8s)
✔ [46/100] Built LeanRV64D.HexBits (8.8s)
✔ [47/100] Built LeanRV64D.RiscvZkrControl (1.2s)
✔ [48/100] Built LeanRV64D.PreludeMem (1.4s)
✔ [49/100] Built LeanRV64D.RiscvFregType (2.7s)
✔ [50/100] Built LeanRV64D.RiscvRegType (638ms)
✔ [51/100] Built LeanRV64D.RiscvTypesKext (6.5s)
✔ [52/100] Built LeanRV64D.RiscvSoftfloatInterface (4.5s)
✔ [53/100] Built LeanRV64D.RvfiDii (3.7s)
✔ [54/100] Built LeanRV64D.RiscvExtensions (10s)
✔ [55/100] Built LeanRV64D.RiscvTypes (37s)
✔ [56/100] Built LeanRV64D.RiscvVmemTlb (851ms)
✔ [57/100] Built LeanRV64D.RiscvCallbacks (39s)
✔ [58/100] Built LeanRV64D.RiscvRegs (2.3s)
✔ [59/100] Built LeanRV64D.RiscvPcAccess (579ms)
✔ [60/100] Built LeanRV64D.RiscvAddrChecks (538ms)
✔ [61/100] Built LeanRV64D.RiscvSysRegs (14s)
✔ [62/100] Built LeanRV64D.RiscvPmpRegs (1.9s)
✔ [63/100] Built LeanRV64D.RiscvInstsBase (3.2s)
✔ [64/100] Built LeanRV64D.RiscvInstsZaamo (1.5s)
✔ [65/100] Built LeanRV64D.RiscvSysExceptions (946ms)
✔ [66/100] Built LeanRV64D.RiscvInstsZicboz (676ms)
✔ [67/100] Built LeanRV64D.RiscvVextRegs (4.8s)
✔ [68/100] Built LeanRV64D.RiscvSmcntrpmf (1.1s)
✔ [69/100] Built LeanRV64D.RiscvPmpControl (1.4s)
✔ [70/100] Built LeanRV64D.RiscvVmemPte (1.2s)
✔ [71/100] Built LeanRV64D.RiscvFdextRegs (6.3s)
✔ [72/100] Built LeanRV64D.RiscvInstsVextVset (1.3s)
✔ [73/100] Built LeanRV64D.RiscvZvkUtils (2.0s)
✔ [74/100] Built LeanRV64D.RiscvVextControl (2.3s)
✔ [75/100] Built LeanRV64D.RiscvPlatform (4.9s)
✔ [76/100] Built LeanRV64D.RiscvInstsFext (3.6s)
✔ [77/100] Built LeanRV64D.RiscvValidateConfig (1.3s)
✔ [78/100] Built LeanRV64D.RiscvSysControl (6.4s)
✔ [79/100] Built LeanRV64D.RiscvInstsDext (2.4s)
✔ [80/100] Built LeanRV64D.RiscvInstsVextUtils (5.7s)
✔ [81/100] Built LeanRV64D.RiscvInstsZfa (780ms)
✔ [82/100] Built LeanRV64D.RiscvInstsZfh (2.0s)
✔ [83/100] Built LeanRV64D.RiscvMem (1.9s)
✔ [84/100] Built LeanRV64D.RiscvVmem (2.2s)
✔ [85/100] Built LeanRV64D.RiscvInstsZicbom (1.0s)
✔ [86/100] Built LeanRV64D.RiscvVmemUtils (2.5s)
✔ [87/100] Built LeanRV64D.RiscvInstsVextFpUtils (5.5s)
✔ [88/100] Built LeanRV64D.RiscvFetchRvfi (1.5s)
✔ [89/100] Built LeanRV64D.RiscvFetch (1.4s)
✔ [90/100] Built LeanRV64D.RiscvInstsVextFpRed (2.2s)
✔ [91/100] Built LeanRV64D.RiscvInstsVextMem (5.6s)
✔ [92/100] Built LeanRV64D.RiscvInstsZicsr (8.8s)
✔ [93/100] Built LeanRV64D.RiscvZihpm (361ms)
✔ [94/100] Built LeanRV64D.RiscvInstsEnd (194s)
✔ [95/100] Built LeanRV64D.RiscvDecodeExt (338ms)
✔ [96/100] Built LeanRV64D.RiscvStep (1.5s)
✔ [97/100] Built LeanRV64D.RiscvModel (401ms)
✔ [98/100] Built LeanRV64D.Main (385ms)
✔ [99/100] Built LeanRV64D (5.6s)
Build completed successfully (100 jobs).
