\hypertarget{struct_d_m_a___channel___type_def}{}\section{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f10x\+\_\+map.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a6e2761f0a1011f84ed96b946f2c8a563}{vu32} \hyperlink{struct_d_m_a___channel___type_def_a712f469f4ab2eeb84ed6461626f3a00f}{C\+CR}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a6e2761f0a1011f84ed96b946f2c8a563}{vu32} \hyperlink{struct_d_m_a___channel___type_def_a0c337fc15ad3374cd70e814afa0b2926}{C\+N\+D\+TR}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a6e2761f0a1011f84ed96b946f2c8a563}{vu32} \hyperlink{struct_d_m_a___channel___type_def_a9048b83bbc6d2dea62503b6e334257be}{C\+P\+AR}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a6e2761f0a1011f84ed96b946f2c8a563}{vu32} \hyperlink{struct_d_m_a___channel___type_def_af2045b3622ed681023099f802c4756b4}{C\+M\+AR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{C\+CR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{C\+N\+D\+TR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{C\+P\+AR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{C\+M\+AR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

Definition at line 242 of file stm32f10x\+\_\+map.\+h.



\subsection{Member Data Documentation}
\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf vu32} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_d_m_a___channel___type_def_a712f469f4ab2eeb84ed6461626f3a00f}{}\label{struct_d_m_a___channel___type_def_a712f469f4ab2eeb84ed6461626f3a00f}


Definition at line 244 of file stm32f10x\+\_\+map.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{}\label{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}


Definition at line 800 of file stm32f10x.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+M\+AR@{C\+M\+AR}}
\index{C\+M\+AR@{C\+M\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+M\+AR}{CMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf vu32} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+M\+AR}\hypertarget{struct_d_m_a___channel___type_def_af2045b3622ed681023099f802c4756b4}{}\label{struct_d_m_a___channel___type_def_af2045b3622ed681023099f802c4756b4}


Definition at line 247 of file stm32f10x\+\_\+map.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+M\+AR@{C\+M\+AR}}
\index{C\+M\+AR@{C\+M\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+M\+AR}{CMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+M\+AR}\hypertarget{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{}\label{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}


Definition at line 803 of file stm32f10x.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+N\+D\+TR@{C\+N\+D\+TR}}
\index{C\+N\+D\+TR@{C\+N\+D\+TR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+N\+D\+TR}{CNDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf vu32} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+N\+D\+TR}\hypertarget{struct_d_m_a___channel___type_def_a0c337fc15ad3374cd70e814afa0b2926}{}\label{struct_d_m_a___channel___type_def_a0c337fc15ad3374cd70e814afa0b2926}


Definition at line 245 of file stm32f10x\+\_\+map.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+N\+D\+TR@{C\+N\+D\+TR}}
\index{C\+N\+D\+TR@{C\+N\+D\+TR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+N\+D\+TR}{CNDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+N\+D\+TR}\hypertarget{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{}\label{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}


Definition at line 801 of file stm32f10x.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+P\+AR@{C\+P\+AR}}
\index{C\+P\+AR@{C\+P\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+P\+AR}{CPAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf vu32} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+P\+AR}\hypertarget{struct_d_m_a___channel___type_def_a9048b83bbc6d2dea62503b6e334257be}{}\label{struct_d_m_a___channel___type_def_a9048b83bbc6d2dea62503b6e334257be}


Definition at line 246 of file stm32f10x\+\_\+map.\+h.

\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+P\+AR@{C\+P\+AR}}
\index{C\+P\+AR@{C\+P\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+P\+AR}{CPAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+P\+AR}\hypertarget{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{}\label{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}


Definition at line 802 of file stm32f10x.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__map_8h}{stm32f10x\+\_\+map.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/iot-\/lab\+\_\+\+A8-\/\+M3/library/\+S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Lib\+\_\+\+V3.\+5.\+0/\+Libraries/\+C\+M\+S\+I\+S/\+C\+M3/\+Device\+Support/\+S\+T/\+S\+T\+M32\+F10x/\hyperlink{iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db}{stm32f10x.\+h}\end{DoxyCompactItemize}
