#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  2 15:16:22 2020
# Process ID: 21012
# Current directory: /home/ugrads/d/dweerasinghe/ECEN350/Lab08
# Command line: vivado
# Log file: /home/ugrads/d/dweerasinghe/ECEN350/Lab08/vivado.log
# Journal file: /home/ugrads/d/dweerasinghe/ECEN350/Lab08/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrads/d/dweerasinghe/ECEN350/Lab08/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source NextPClogicTest.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NextPClogicTest [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source NextPClogicTest.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RegisterFileTest_v [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source RegisterFileTest_v.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NextPClogicTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
current_sim simulation_2
close_sim
launch_simulation
source NextPClogicTest.tcl
close_sim
close_sim
