module Soma1bit(entrada1,entrada2,Saida, clock);

input wire clock;
input wire[7:0]entrada1;
input wire entrada2;
output [7:0]Saida;


initial begin
Saida = 8'b00000000;
end

assign Saida = entrada1 + entrada2;



endmodule