$date
	Wed Mar 27 18:45:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module z_data_mem_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 32 % write_data [31:0] $end
$var reg 1 & wrt_en $end
$scope module memory_test $end
$var wire 32 ' address [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 ( write_data [31:0] $end
$var wire 1 & wrt_en $end
$var reg 32 ) read_data [31:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
b0 (
b0 '
0&
b0 %
0$
0#
b0 "
bx !
$end
#5000
b0 !
b0 )
1$
b100000 *
1#
#10000
0#
#15000
b10110 "
b10110 '
1#
#20000
bx !
bx )
b10101010101010101111111111111111 %
b10101010101010101111111111111111 (
1&
b101100 "
b101100 '
0#
#25000
b0 !
b0 )
b0 %
b0 (
b0 "
b0 '
1#
#30000
0#
#35000
0&
1#
#40000
bx !
bx )
b101100 "
b101100 '
0#
#45000
1#
#50000
b0 !
b0 )
b10110 "
b10110 '
0#
#55000
1#
#60000
b0 "
b0 '
0#
#65000
1#
#70000
0#
