C:\lscc\diamond\3.5\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram   -part LFE5U_25F  -package MG285C  -grade -6    -maxfan 100 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\synlog\report\hyperram_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\hyperram.edi   -autoconstraint  -freq 1.000   C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\synwork\hyperram_prem.srd  -devicelib  C:\lscc\diamond\3.5\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.5\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\syntmp\hyperram.plg  -osyn  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\hyperram.srm  -prjdir  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\  -prjname  hyperram_syn  -log  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\synlog\hyperram_fpga_mapper.srr 
rc:2 success:0
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\hyperram.edi|o|0|0
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\synwork\hyperram_prem.srd|i|1656936699|13632
C:\lscc\diamond\3.5\synpbase\lib\lucent\ecp5u.v|i|1429013174|89974
C:\lscc\diamond\3.5\synpbase\lib\lucent\pmi_def.v|i|1429013174|40584
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\syntmp\hyperram.plg|o|1656936699|0
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\hyperram.srm|o|0|0
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\synlog\hyperram_fpga_mapper.srr|o|1656936700|31137
C:\lscc\diamond\3.5\synpbase\bin\m_gen_lattice.exe|i|1429560970|17277440
C:\lscc\diamond\3.5\synpbase\bin64\m_gen_lattice.exe|i|1429562608|20520960
