#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  8 14:23:32 2021
# Process ID: 45370
# Current directory: /home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1
# Command line: vivado -log bd_0412_xsdbm_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0412_xsdbm_0.tcl
# Log file: /home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/bd_0412_xsdbm_0.vds
# Journal file: /home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0412_xsdbm_0.tcl -notrace
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID e01c915dfb3d67b0) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips bd_0412_xsdbm_0]'
Command: synth_design -top bd_0412_xsdbm_0 -part xczu5ev-sfvc784-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2586.441 ; gain = 7.934 ; free physical = 6918 ; free virtual = 8747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0412_xsdbm_0' [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/synth/bd_0412_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'bd_0412_xsdbm_0' (4#1) [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/synth/bd_0412_xsdbm_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2725.285 ; gain = 146.777 ; free physical = 6135 ; free virtual = 8037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2740.129 ; gain = 161.621 ; free physical = 6017 ; free virtual = 7919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2740.129 ; gain = 161.621 ; free physical = 6017 ; free virtual = 7919
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.066 ; gain = 0.000 ; free physical = 5921 ; free virtual = 7823
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/bd_0412_xsdbm_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/bd_0412_xsdbm_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Finished Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'inst'
Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.910 ; gain = 0.000 ; free physical = 4694 ; free virtual = 6619
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2866.910 ; gain = 0.000 ; free physical = 4686 ; free virtual = 6610
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2866.910 ; gain = 288.402 ; free physical = 3565 ; free virtual = 5490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2866.910 ; gain = 288.402 ; free physical = 3564 ; free virtual = 5488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2866.910 ; gain = 288.402 ; free physical = 3558 ; free virtual = 5482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2866.910 ; gain = 288.402 ; free physical = 3441 ; free virtual = 5366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 2866.910 ; gain = 288.402 ; free physical = 3207 ; free virtual = 5136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 3195.801 ; gain = 617.293 ; free physical = 21203 ; free virtual = 22083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 3196.801 ; gain = 618.293 ; free physical = 21208 ; free virtual = 22088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 3215.832 ; gain = 637.324 ; free physical = 21210 ; free virtual = 22090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin CAPTURE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin UPDATE_temp_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin UPDATE_temp_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin UPDATE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin SHIFT_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin RESET_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TDI_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin SEL_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin DRCK_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TDO_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin RUNTEST_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TCK_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TMS_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin bscanid_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin id_state_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin id_state_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22769 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22777 ; free virtual = 23711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22770 ; free virtual = 23704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22771 ; free virtual = 23705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22769 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22769 ; free virtual = 23703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    47|
|2     |FDRE |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.770 ; gain = 643.262 ; free physical = 22769 ; free virtual = 23703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:30 . Memory (MB): peak = 3221.770 ; gain = 516.480 ; free physical = 22805 ; free virtual = 23740
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3221.777 ; gain = 643.262 ; free physical = 22805 ; free virtual = 23740
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3221.777 ; gain = 0.000 ; free physical = 22789 ; free virtual = 23724
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.520 ; gain = 0.000 ; free physical = 22817 ; free virtual = 23758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 3251.520 ; gain = 1101.414 ; free physical = 22951 ; free virtual = 23891
INFO: [Common 17-1381] The checkpoint '/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/bd_0412_xsdbm_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/okazaki/projects/mpsoc-on-endcap-sl/MercuryXU5_EndcapSL/MercuryXU5_EndcapSL.runs/bd_0412_xsdbm_0_synth_1/bd_0412_xsdbm_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0412_xsdbm_0_utilization_synth.rpt -pb bd_0412_xsdbm_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 14:25:50 2021...
