// Seed: 1999048936
module module_0 (
    input wor   id_0,
    input tri   id_1,
    input uwire id_2
);
  parameter id_4 = 1;
  assign module_1.id_1 = 0;
  wor id_5, id_6, id_8, id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    output wire id_9,
    input tri0 id_10,
    output wand id_11
);
  assign id_2 = id_7 == 1 ^ 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_5
  );
  assign id_2 = id_7;
  assign id_2 = 1'b0;
endmodule
