# Additional clean files
cmake_minimum_required(VERSION 3.16)

if("${CONFIG}" STREQUAL "" OR "${CONFIG}" STREQUAL "")
  file(REMOVE_RECURSE
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/diskio.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/ff.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/ffconf.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_api_sys.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_apu.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_callbacks.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_cfg_obj.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_client.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_clock.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_common.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/pm_defs.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/sleep.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xilffs.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xilffs_config.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xiltimer.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xpm_config.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_aes.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_aes_hw.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_aesalginfo.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_config.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_cryptochk.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_rsa.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_rsa_core.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_rsa_hw.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_rsaalginfo.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_sha.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_sha3alginfo.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_sha_hw.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_sss.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_utils.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xsecure_ver.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/include/xtimer_config.h"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/lib/libxilffs.a"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/lib/libxilpm.a"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/lib/libxilsecure.a"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/lib/libxilsecure_plat.a"
  "/home/wangyt/fpga/z19_MP_cDMA/vitis_prj/z19_PS_ddr_cdma/zynqmp_fsbl/zynqmp_fsbl_bsp/lib/libxiltimer.a"
  )
endif()
