{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728414546108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728414546109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 16:09:06 2024 " "Processing started: Tue Oct  8 16:09:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728414546109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728414546109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_tst -c mem_tst " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_tst -c mem_tst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728414546109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728414546454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728414546454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_tst-Behaviour " "Found design unit 1: mem_tst-Behaviour" {  } { { "mem_tst.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554250 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_tst " "Found entity 1: mem_tst" {  } { { "mem_tst.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728414554250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_tst " "Elaborating entity \"mem_tst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728414554277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram32x4.vhd 2 1 " "Using design file ram32x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32x4-Behaviour " "Found design unit 1: ram32x4-Behaviour" {  } { { "ram32x4.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/ram32x4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/ram32x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728414554286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x4 ram32x4:main_ram " "Elaborating entity \"ram32x4\" for hierarchy \"ram32x4:main_ram\"" {  } { { "mem_tst.vhd" "main_ram" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728414554286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_7seg.vhd 2 1 " "Using design file display_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behaviour " "Found design unit 1: display_7seg-Behaviour" {  } { { "display_7seg.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/display_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554295 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/display_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728414554295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728414554295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:main_disp " "Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:main_disp\"" {  } { { "mem_tst.vhd" "main_disp" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728414554295 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram32x4:main_ram\|mem_array " "RAM logic \"ram32x4:main_ram\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "ram32x4.vhd" "mem_array" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/ram32x4.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1728414554530 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1728414554530 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adr2\[0\] VCC " "Pin \"adr2\[0\]\" is stuck at VCC" {  } { { "mem_tst.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728414554745 "|mem_tst|adr2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr2\[4\] GND " "Pin \"adr2\[4\]\" is stuck at GND" {  } { { "mem_tst.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728414554745 "|mem_tst|adr2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr2\[5\] GND " "Pin \"adr2\[5\]\" is stuck at GND" {  } { { "mem_tst.vhd" "" { Text "C:/Users/15491959/Desktop/quarts/Aula7-P-SD/part3_qrt/mem_tst.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728414554745 "|mem_tst|adr2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728414554745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728414554811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728414555094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728414555094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728414555135 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728414555135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728414555135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728414555135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728414555154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  8 16:09:15 2024 " "Processing ended: Tue Oct  8 16:09:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728414555154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728414555154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728414555154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728414555154 ""}
