--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
bouncy_btns<0>|    5.453(R)|      SLOW  |   -3.459(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
bouncy_btns<1>|    1.333(R)|      SLOW  |   -0.663(R)|      SLOW  |clk_out_OBUF_BUFG |   0.000|
bouncy_btns<2>|    3.537(R)|      SLOW  |   -2.254(R)|      FAST  |clk_out_OBUF_BUFG |   0.000|
bouncy_btns<3>|    1.087(R)|      FAST  |   -0.349(R)|      SLOW  |clk_out_OBUF_BUFG |   0.000|
switch<0>     |    3.530(F)|      SLOW  |   -2.092(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<1>     |    4.681(F)|      SLOW  |   -2.940(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<2>     |    4.770(F)|      SLOW  |   -2.945(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<3>     |    4.356(F)|      SLOW  |   -2.660(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<4>     |    3.843(F)|      SLOW  |   -2.391(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<5>     |    4.515(F)|      SLOW  |   -2.809(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<6>     |    4.436(F)|      SLOW  |   -2.767(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
switch<7>     |    3.204(F)|      SLOW  |   -2.049(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
uart_i        |    5.555(F)|      SLOW  |   -2.909(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
afe_switch          |         9.925(F)|      SLOW  |         5.761(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<0>              |         9.441(F)|      SLOW  |         5.399(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<1>              |         9.559(F)|      SLOW  |         5.471(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<2>              |         9.208(F)|      SLOW  |         5.278(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<3>              |         9.025(F)|      SLOW  |         5.159(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<4>              |         9.564(F)|      SLOW  |         5.498(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<5>              |        15.290(F)|      SLOW  |         8.982(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<6>              |         9.982(F)|      SLOW  |         5.733(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
led<7>              |         9.524(F)|      SLOW  |         5.433(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
uart_o              |        12.656(F)|      SLOW  |         7.406(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<0>|         9.910(F)|      SLOW  |         5.744(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<1>|         9.547(F)|      SLOW  |         5.518(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<2>|         9.840(F)|      SLOW  |         5.702(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<3>|         9.061(F)|      SLOW  |         5.235(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<4>|         8.980(F)|      SLOW  |         5.202(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<5>|        10.307(F)|      SLOW  |         6.042(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<6>|        10.097(F)|      SLOW  |         5.712(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
ultrasound_pulses<7>|        10.115(F)|      SLOW  |         5.748(F)|      FAST  |clk_out_OBUF_BUFG |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.171|    3.064|    4.275|    4.789|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |clk_out        |   12.352|
---------------+---------------+---------+


Analysis completed Fri Mar 08 11:28:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



