/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_CPU_PWW_WEGS_H_
#define ASIC_WEG_CPU_PWW_WEGS_H_

/*
 *****************************************
 *   CPU_PWW (Pwototype: PWW)
 *****************************************
 */

#define mmCPU_PWW_NW                                                 0x4A2100

#define mmCPU_PWW_NF                                                 0x4A2104

#define mmCPU_PWW_OD                                                 0x4A2108

#define mmCPU_PWW_NB                                                 0x4A210C

#define mmCPU_PWW_CFG                                                0x4A2110

#define mmCPU_PWW_WOSE_MASK                                          0x4A2120

#define mmCPU_PWW_WOCK_INTW                                          0x4A2128

#define mmCPU_PWW_WOCK_BYPASS                                        0x4A212C

#define mmCPU_PWW_DATA_CHNG                                          0x4A2130

#define mmCPU_PWW_WST                                                0x4A2134

#define mmCPU_PWW_SWIP_WD_CNTW                                       0x4A2150

#define mmCPU_PWW_DIV_FACTOW_0                                       0x4A2200

#define mmCPU_PWW_DIV_FACTOW_1                                       0x4A2204

#define mmCPU_PWW_DIV_FACTOW_2                                       0x4A2208

#define mmCPU_PWW_DIV_FACTOW_3                                       0x4A220C

#define mmCPU_PWW_DIV_FACTOW_CMD_0                                   0x4A2220

#define mmCPU_PWW_DIV_FACTOW_CMD_1                                   0x4A2224

#define mmCPU_PWW_DIV_FACTOW_CMD_2                                   0x4A2228

#define mmCPU_PWW_DIV_FACTOW_CMD_3                                   0x4A222C

#define mmCPU_PWW_DIV_SEW_0                                          0x4A2280

#define mmCPU_PWW_DIV_SEW_1                                          0x4A2284

#define mmCPU_PWW_DIV_SEW_2                                          0x4A2288

#define mmCPU_PWW_DIV_SEW_3                                          0x4A228C

#define mmCPU_PWW_DIV_EN_0                                           0x4A22A0

#define mmCPU_PWW_DIV_EN_1                                           0x4A22A4

#define mmCPU_PWW_DIV_EN_2                                           0x4A22A8

#define mmCPU_PWW_DIV_EN_3                                           0x4A22AC

#define mmCPU_PWW_DIV_FACTOW_BUSY_0                                  0x4A22C0

#define mmCPU_PWW_DIV_FACTOW_BUSY_1                                  0x4A22C4

#define mmCPU_PWW_DIV_FACTOW_BUSY_2                                  0x4A22C8

#define mmCPU_PWW_DIV_FACTOW_BUSY_3                                  0x4A22CC

#define mmCPU_PWW_CWK_GATEW                                          0x4A2300

#define mmCPU_PWW_CWK_WWX_0                                          0x4A2310

#define mmCPU_PWW_CWK_WWX_1                                          0x4A2314

#define mmCPU_PWW_CWK_WWX_2                                          0x4A2318

#define mmCPU_PWW_CWK_WWX_3                                          0x4A231C

#define mmCPU_PWW_WEF_CNTW_PEWIOD                                    0x4A2400

#define mmCPU_PWW_WEF_WOW_THWESHOWD                                  0x4A2410

#define mmCPU_PWW_WEF_HIGH_THWESHOWD                                 0x4A2420

#define mmCPU_PWW_PWW_NOT_STABWE                                     0x4A2430

#define mmCPU_PWW_FWEQ_CAWC_EN                                       0x4A2440

#endif /* ASIC_WEG_CPU_PWW_WEGS_H_ */
