Warning (10268): Verilog HDL information at OL.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/adamp/Documents/GitHub/ECEN-2350-Dgitial-Logic-Lab-3/Source/OL.v Line: 22
