<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>
      famubu: Home
    </title>
    <link>
      https://ju-sh.github.io
    </link>
    <description>
      Updates from ju-sh.github.io
    </description>
    <generator>
      Script using https://codeberg.org/ju-sh/mrkup
    </generator>
    <language>
      en-us
    </language>
    <atom:link href="https://ju-sh.github.io/blog/feed.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>
        Panel discussion - RSD 7 @ IITPKD
      </title>
      <link>
        https://ju-sh.github.io/blog/panel-rsd7-iitpkd.html
      </link>
      <description>
        
&lt;div&gt;
  &lt;div&gt;
    Notes from the panel discussion held as part of RSD 7 at IITPKD
  &lt;/div&gt;
  &lt;div&gt;
    &lt;div id=&quot;content-container&quot;&gt;
&lt;p&gt;Research scholars day of IIT Palakkad for the year 2025 (RSD 7) was
held between February 21st and 22nd. As part of this event, a panel
discussion was held which went over matters related to research life.
The panel consisted of professors from IITPKD.&lt;/p&gt;
&lt;p&gt;This post is an outline of the thoughts from this session.
(Occasionally augmented with my own comments. So this may not be exactly
what was discussed.)&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Learn not just to answer a question but &lt;strong&gt;to ask the right
question&lt;/strong&gt;
&lt;ul&gt;
&lt;li&gt;Look at recent papers in your field&lt;/li&gt;
&lt;li&gt;Identify the common source of truth that these paper seems to derive
from&lt;/li&gt;
&lt;li&gt;Start research from that point and figure how to arrive at that
source of truth&lt;/li&gt;
&lt;li&gt;ie, See what is the &lt;strong&gt;common direction of the papers&lt;/strong&gt;
being published and try to arrive at the source&lt;/li&gt;
&lt;li&gt;Remark: Hitchhiker&#x27;s guide to galaxy quote
&lt;ul&gt;
&lt;li&gt;What is the answer to life, the universe, everything? 42.&lt;/li&gt;
&lt;li&gt;Then what is the meaning of the question ??!&lt;/li&gt;
&lt;li&gt;ie, before finding the answer, one should have a clear idea of the
question.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Number of publications vs quality of research
&lt;ul&gt;
&lt;li&gt;Quality should matter more than quantity&lt;/li&gt;
&lt;li&gt;Unfortunately, Quality is not quanitifiable&lt;/li&gt;
&lt;li&gt;Difficult for a group of people to rank papers based on quality&lt;/li&gt;
&lt;li&gt;Number is the only metric by which can be agreed upon by
everyone&lt;/li&gt;
&lt;li&gt;For this reason, number of publications is often used to decide who
gets promotion, funding, etc.&lt;/li&gt;
&lt;li&gt;Quality is not quanitifiable&lt;/li&gt;
&lt;li&gt;Suggestion: &lt;strong&gt;Focus on quality, but don&#x27;t neglect
quantity&lt;/strong&gt;.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;About advisors potentially pushing student to publish review papers
&lt;ul&gt;
&lt;li&gt;Since review papers are much more likely to accumulate
citations&lt;/li&gt;
&lt;li&gt;Review papers is not original research, but is literature
review&lt;/li&gt;
&lt;li&gt;Suggestion:
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Literature review is a critical skill in
research&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;But literature review must lead to new ideas being explored&lt;/li&gt;
&lt;li&gt;One shouldn&#x27;t stick to writing review papers&lt;/li&gt;
&lt;li&gt;Like in the case quantity vs quality,&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Literature review
&lt;ul&gt;
&lt;li&gt;You should know the state of art before starting the actual
work&lt;/li&gt;
&lt;li&gt;Helps avoid duplication of effort&lt;/li&gt;
&lt;li&gt;You are likely to gain insights&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Finding a research topic
&lt;ul&gt;
&lt;li&gt;Seek something that you are passionate about&lt;/li&gt;
&lt;li&gt;Know more about it. Read literature. Talk to people working in that
domain.&lt;/li&gt;
&lt;li&gt;See how you can advance the state of the art.&lt;/li&gt;
&lt;li&gt;See what contribution can you make to make the work of future
researchers easier.&lt;/li&gt;
&lt;li&gt;Something that others can build on.&lt;/li&gt;
&lt;li&gt;ie, &lt;strong&gt;find something that you are passionate about and see how
to make that better&lt;/strong&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Incremental research vs breakthroughs
&lt;ul&gt;
&lt;li&gt;Most research is incremental in nature&lt;/li&gt;
&lt;li&gt;A PhD work usually extends the boundaries of knowledge a little
bit&lt;/li&gt;
&lt;li&gt;Although breakthrough ideas are nice, that is not for everyone.&lt;/li&gt;
&lt;li&gt;In maths, 10 mediocre theorems may be easier to prove than one big
theorem&lt;/li&gt;
&lt;li&gt;Method used by a panelist to identify a worthwhile proof:
&lt;ul&gt;
&lt;li&gt;Write the proof, keep it away for a few weeks.&lt;/li&gt;
&lt;li&gt;By now you probably can&#x27;t recall the details of the proof.&lt;/li&gt;
&lt;li&gt;Come back and read what you wrote earlier.&lt;/li&gt;
&lt;li&gt;If you are amazed by the proof, it is great.&lt;/li&gt;
&lt;li&gt;Otherwise, it is mediocre.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Importance of research collaboration
&lt;ul&gt;
&lt;li&gt;How to meet people: Attend conferences, summer schools,
webinars&lt;/li&gt;
&lt;li&gt;Establish connections while attending events
&lt;ul&gt;
&lt;li&gt;Send a mail&lt;/li&gt;
&lt;li&gt;If you have a concrete idea to work on, keep at it don&#x27;t let
lie&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Collobrations should be with people whose expertise you can
complement&lt;/strong&gt;
&lt;ul&gt;
&lt;li&gt;This also allows both parties to better appreciate each.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Both parties bring something new to the table, thereby achieving
something that neither would&#x27;ve been able to achieve alone.&lt;/li&gt;
&lt;li&gt;Casual conversations sometimes lead to full blown
collaborations&lt;/li&gt;
&lt;li&gt;Story shared by a panelist:
&lt;ul&gt;
&lt;li&gt;Panelist published a paper in an interdisciplinary domain with a
collaborator&lt;/li&gt;
&lt;li&gt;The collaborator and the panelist were members of the mess committe
of their institute&lt;/li&gt;
&lt;li&gt;While running an errand related to the mess (buying samosas), they
had a chat about their areas of research.&lt;/li&gt;
&lt;li&gt;This eventually led to a colloboration resulting in a paper.&lt;/li&gt;
&lt;li&gt;A professor in the audience remarked that this is another reason why
students should consider joining the mess committee. :D&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Suggestions:
&lt;ul&gt;
&lt;li&gt;Talk about your research to anyone who would listen&lt;/li&gt;
&lt;li&gt;Ask about others&#x27; research and listen to anyone who has the time to
talk about their work.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Knowing which journal to submit to:
&lt;ul&gt;
&lt;li&gt;It could help to know the expertise of editors before submitting to
journal&lt;/li&gt;
&lt;li&gt;Even for good quality submissions, if the reviewer is not familiar
with the topic, they could judge it poorly.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Role of AI/ML:
&lt;ul&gt;
&lt;li&gt;AI isn&#x27;t everything, nor is it nothing&lt;/li&gt;
&lt;li&gt;It can make positive contributions
&lt;ul&gt;
&lt;li&gt;Eg: Chatgpt is capable of helping people make beamer slides&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;These days applications of AIML is being helpful in almost every
domains&lt;/li&gt;
&lt;li&gt;To know the benefit of applying concepts or output from another
field, there should be interdisciplinary communication
&lt;ul&gt;
&lt;li&gt;Eg: Mechanical dept student should talk with CSE/Data science to
learn how AIML can help them automate some of their work.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Disadvantage: Big applications like chatgpt is difficult for normal
people to run on their own.
&lt;ul&gt;
&lt;li&gt;Have to depend on vendors who could charge users.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Whether it will take away jobs?
&lt;ul&gt;
&lt;li&gt;Probably.&lt;/li&gt;
&lt;li&gt;Once computers began to get popular, many jobs vanished&lt;/li&gt;
&lt;li&gt;But computers did make life better.&lt;/li&gt;
&lt;li&gt;Ideally, people should be capable of adapting to changing
environment.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Concern: What if people start depending on AI too much that they
&#x27;forget&#x27; how to do the things that they come to depend on AI for?
&lt;ul&gt;
&lt;li&gt;Remark by panelist: Similar to a scenario in an Isaac Asimov
novel/story&lt;/li&gt;
&lt;li&gt;As in, there are inteliigent machines, but no human knows to build
one anymore.&lt;/li&gt;
&lt;li&gt;Not an invalid point, I guess.&lt;/li&gt;
&lt;li&gt;Use of computers and calculators has made mental arithmetic less
necessary.&lt;/li&gt;
&lt;li&gt;But people can now possibly use the time spent on mastering mental
arithmetic skills to do other work.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Example of handling hostile paper reviews
&lt;ul&gt;
&lt;li&gt;Reviews are usually helpful&lt;/li&gt;
&lt;li&gt;If a review&#x27;s tone is hostile, disregard the tone and use the
feedback itself if it makes sense.&lt;/li&gt;
&lt;li&gt;If the reviewer is being unnecessarily hostile, contact the
journal&#x27;s editor.&lt;/li&gt;
&lt;li&gt;Eg: A paper review mentioned that the submitter is arrogant because
of the delay in incorporating suggested changes. Even though there was
no direct communication between submitter and the reviewer.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;ul&gt;
&lt;li&gt;Finish your PhD as soon as possible
&lt;ul&gt;
&lt;li&gt;During a PhD, you will be making much less money that you would if
you were in the industry.&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Every extra year you take to complete PhD is loss of great
amount of money and immense amount of wasted value in terms of
time&lt;/strong&gt;&lt;/li&gt;
&lt;li&gt;You do your best work when you are young&lt;/li&gt;
&lt;li&gt;Use your youth to do good work and gain experience&lt;/li&gt;
&lt;li&gt;When you get old, you are less likely to be energetic, but you can
use your experience to help collaborators and still get good work
done.&lt;/li&gt;
&lt;li&gt;Great insights are derived from past experiences&lt;/li&gt;
&lt;li&gt;ie, time is limited. Use it effectively.&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Interesting stuff:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;IEEE seems to have banned the world &#x27;novel&#x27; from the titles of
papers that it publishes
&lt;ul&gt;
&lt;li&gt;Probably due to too many papers using it.&lt;/li&gt;
&lt;li&gt;(Couldn&#x27;t find the source)&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;li&gt;Joke?: Review of a 4 page write-up spanned 5 pages.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;No offense to real admirers of the work, but I got the impression
that some people are eager to reference Hitchhiker&#x27;s guide to galaxy in
a bid to impress others.&lt;/p&gt;
&lt;p&gt;—&lt;/p&gt;
&lt;p&gt;Thanks to:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The students who organized the event&lt;/li&gt;
&lt;li&gt;Moderator: Dr. Albert Sunny&lt;/li&gt;
&lt;li&gt;Panelists:
&lt;ul&gt;
&lt;li&gt;Dr. Dinesh Jagadeeshan (Dept. of Chemistry)&lt;/li&gt;
&lt;li&gt;Dr. Jaikrishnan Janardhanan (Dept. of Mathematics)&lt;/li&gt;
&lt;li&gt;Dr. Kesavan D. (Dept. of Mechanical Engineering)&lt;/li&gt;
&lt;li&gt;Dr. Sabarimalai Manikandan (Dept. of Electrical Engineering)&lt;/li&gt;
&lt;/ul&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;hr/&gt;
&lt;p&gt;Just for fun, here&#x27;s the part from Hitchiker&#x27;s guide to galaxy (book
version) mentioned earlier.&lt;/p&gt;
&lt;p&gt;From &lt;em&gt;The hitchhiker&#x27;s guide to the galaxy&lt;/em&gt; by Douglas
Adams:&lt;/p&gt;
&lt;blockquote&gt;
&lt;p&gt;&quot;Seventy-five thousand generations ago, our ancestors set this
program in motion,&quot; the second man said, &quot;and in all that time we will
be the first to hear the computer speak.&quot;&lt;/p&gt;
&lt;p&gt;&quot;An awesome prospect, Phouchg,&quot; agreed the first man, and Arthur
suddenly realized that he was watching a recording with subtitles.&lt;/p&gt;
&lt;p&gt;&quot;We are the ones who will hear,&quot; said Phouchg, &quot;the answer to the
great question of Life …!&quot;&lt;br/&gt;
&quot;The Universe …!&quot; said Loonquawl.&lt;br/&gt;
&quot;And Everything …!&quot;&lt;br/&gt;
&quot;Shhh,&quot; said Loonquawl with a slight gesture, &quot;I think Deep Thought is
preparing to speak!&quot;&lt;/p&gt;
&lt;p&gt;There was a moment&#x27;s expectant pause whilst panels slowly came to
life on the front of the console. Lights flashed on and off
experimentally and settled down into a businesslike pattern. A soft low
hum came from the communication channel.&lt;/p&gt;
&lt;p&gt;&quot;Good morning,&quot; said Deep Thought at last.&lt;br/&gt;
&quot;Er … Good morning, O Deep Thought,&quot; said Loonquawl nervously, &quot;do you
have … er, that is …&quot;&lt;br/&gt;
&quot;An answer for you?&quot; interrupted Deep Thought majestically. &quot;Yes. I
have.&quot;&lt;br/&gt;
The two men shivered with expectancy. Their waiting had not been in
vain.&lt;br/&gt;
&quot;There really is one?&quot; breathed Phouchg.&lt;br/&gt;
&quot;There really is one,&quot; confirmed Deep Thought.&lt;br/&gt;
&quot;To Everything? To the great Question of Life, the Universe and
Everything?&quot;&lt;br/&gt;
&quot;Yes.&quot;&lt;br/&gt;
Both of the men had been trained for this moment, their lives had been a
preparation for it, they had been selected at birth as those who would
witness the answer, but even so they found themselves gasping and
squirming like excited children.&lt;br/&gt;
&quot;And you&#x27;re ready to give it to us?&quot; urged Loonquawl. &quot;I am.&quot;&lt;br/&gt;
&quot;Now?&quot;&lt;br/&gt;
&quot;Now,&quot; said Deep Thought.&lt;br/&gt;
They both licked their dry lips.&lt;br/&gt;
&quot;Though I don&#x27;t think,&quot; added Deep Thought, &quot;that you&#x27;re going to like
it.&quot;&lt;br/&gt;
&quot;Doesn&#x27;t matter!&quot; said Phouchg. &quot;We must know it! Now!&quot;&lt;br/&gt;
&quot;Now?&quot; inquired Deep Thought.&lt;br/&gt;
&quot;Yes! Now …&quot;&lt;br/&gt;
&quot;Alright,&quot; said the computer and settled into silence again. The two men
fidgeted. The tension was unbearable.&lt;br/&gt;
&quot;You&#x27;re really not going to like it,&quot; observed Deep Thought.&lt;br/&gt;
&quot;Tell us!&quot;&lt;br/&gt;
&quot;Alright,&quot; said Deep Thought. &quot;The Answer to the Great Question …&quot;&lt;br/&gt;
&quot;Yes …!&quot;&lt;br/&gt;
&quot;Of Life, the Universe and Everything …&quot; said Deep Thought.&lt;br/&gt;
&quot;Yes …!&quot;&lt;br/&gt;
&quot;Is …&quot; said Deep Thought, and paused.&lt;br/&gt;
&quot;Yes …!&quot;&lt;br/&gt;
&quot;Is …&quot;&lt;br/&gt;
&quot;Yes …!!!…?&quot;&lt;br/&gt;
&quot;Forty-two,&quot; said Deep Thought, with infinite majesty and calm.&lt;/p&gt;
&lt;p&gt;It was a long time before anyone spoke.&lt;br/&gt;
Out of the corner of his eye Phouchg could see the sea of tense
expectant faces down in the square outside.&lt;/p&gt;
&lt;p&gt;&quot;We&#x27;re going to get lynched aren&#x27;t we?&quot; he whispered.&lt;br/&gt;
&quot;It was a tough assignment,&quot; said Deep Thought mildly.&lt;br/&gt;
&quot;Forty-two!&quot; yelled Loonquawl. &quot;Is that all you&#x27;ve got to show for seven
and a half million years&#x27; work?&quot;&lt;br/&gt;
&quot;I checked it very thoroughly,&quot; said the computer, &quot;and that quite
definitely is the answer. I think the problem, to be quite honest with
you, is that you&#x27;ve never actually known what the question is.&quot;&lt;br/&gt;
&quot;But it was the Great Question! The Ultimate Question of Life, the
Universe and Everything!&quot; howled Loonquawl.&lt;br/&gt;
&quot;Yes,&quot; said Deep Thought with the air of one who suffers fools gladly,
&quot;but what actually is it?&quot;&lt;/p&gt;
&lt;p&gt;A slow stupefied silence crept over the men as they stared at the
computer and then at each other.&lt;/p&gt;
&lt;p&gt;&quot;Well, you know, it&#x27;s just Everything … Everything …&quot; offered Phouchg
weakly.&lt;br/&gt;
&quot;Exactly!&quot; said Deep Thought. &quot;So once you do know what the question
actually is, you&#x27;ll know what the answer means.&quot;&lt;/p&gt;
&lt;/blockquote&gt;
&lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
      </description>
      <pubDate>
        Tue, 11 Mar 2025 00:00:00 GMT
      </pubDate>
      <guid>
        https://ju-sh.github.io/blog/panel-rsd7-iitpkd.html
      </guid>
      <category>
        outline
      </category>
    </item>
    <item>
      <title>
        Hardware design with open source tools
      </title>
      <link>
        https://ju-sh.github.io/blog/open-hw.html
      </link>
      <description>
        
&lt;div&gt;
  &lt;div&gt;
    EDA with open source tools: yosys + nextpnr
  &lt;/div&gt;
  &lt;div&gt;
    &lt;div id=&quot;content-container&quot;&gt;
&lt;p&gt;As part of my masters course project, I generate verilog designs that
are then synthesized using vivado before being loaded onto FPGAs.&lt;/p&gt;
&lt;p&gt;I once tried to see if open source tools can be used to achieve the
same.&lt;/p&gt;
&lt;p&gt;Spent some time looking up stuff like &lt;a href=&quot;https://github.com/google/skywater-pdk&quot;&gt;Skywater-PDK&lt;/a&gt; (being a
hardware novice, I didn&#x27;t realize for a while that PDK is for ASIC
designs).&lt;/p&gt;
&lt;p&gt;Then I came across &lt;a href=&quot;https://learn.lushaylabs.com/os-toolchain-manual-installation/&quot;&gt;this
article&lt;/a&gt; which describes how a verilog design can be synthesised and
loaded onto an FPGA. The board used was a &lt;a href=&quot;https://dl.sipeed.com/shareURL/TANG/Nano%209K/6_Chip_Manual/EN&quot;&gt;Sipeed
Tang Nano 9K&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;FOSS tools involved in this included:&lt;/p&gt;
&lt;table&gt;
&lt;thead&gt;
&lt;tr class=&quot;header&quot;&gt;
&lt;th&gt;Tool / Project&lt;/th&gt;
&lt;th&gt;Purpose&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;Yosys&lt;/td&gt;
&lt;td&gt;Synthesis&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;nextpnr&lt;/td&gt;
&lt;td&gt;Placement, routing, STA&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;Project apicula&lt;/td&gt;
&lt;td&gt;Bitstream generation&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;openFPGALoader&lt;/td&gt;
&lt;td&gt;Bitstream loading&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;
&lt;p&gt;I found a Sipeed Tang Nano 9K and tried doing the stuff the stuff
mentioned in the article and it worked perfect!&lt;/p&gt;
&lt;p&gt;This blog post is a description of that experience.&lt;/p&gt;
&lt;h2 id=&quot;the-board&quot;&gt;The board&lt;/h2&gt;
&lt;p&gt;First thing to do was to get an FPGA that is open-source friendly (or
became so by community effort).&lt;/p&gt;
&lt;p&gt;After some time on the internet, I figured there were two options: a
lattice FPGA or a gowin FPGA. I couldn&#x27;t find a lattice FPGA anywhere
but could get my hands on an gowin FPGA. What more? The board was a
Sipeed Tang Nano 9K itself. It helped that gowin FPGAs are relatively
cheap.&lt;/p&gt;
&lt;p&gt;Sipeed Tang Nano 9K is a board made by Sipeed, a company from China,
and uses a Gowin FPGA. As the &#x27;nano&#x27; in its name indicates, Tang Nano 9K
is one of the smaller boards offered by Sipeed. It is one of the most
cost effective boards with an FPGA available in the market that is
suitable for beginners.&lt;/p&gt;
&lt;p&gt;This board is powered by a GW1NR-9 FPGA (GW1NR-LV9QN88PC6/I5) made by
Gowin, again a Chinese company.&lt;br/&gt;
(If it weren&#x27;t for Chinese companies offering cheap boards, a lot of us
wouldn&#x27;t even see an FPGA.)&lt;/p&gt;
&lt;p&gt;Some of the specs of this board &lt;a href=&quot;https://wiki.sipeed.com/hardware/en/tang/Tang-Nano-9K/Nano-9K.html&quot;&gt;ˡ&lt;/a&gt;
&lt;a href=&quot;https://www.gowinsemi.com/en/support/devkits_detail/43/&quot;&gt;ˡ&lt;/a&gt;:&lt;/p&gt;
&lt;table&gt;
&lt;tbody&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;LUTs&lt;/td&gt;
&lt;td&gt;8640 (LUT4)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;Registers / FFs&lt;/td&gt;
&lt;td&gt;6480&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;PLLs&lt;/td&gt;
&lt;td&gt;2&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;Buttons&lt;/td&gt;
&lt;td&gt;2&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;LEDs&lt;/td&gt;
&lt;td&gt;6&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;Crystal oscillator frequency&lt;/td&gt;
&lt;td&gt;27MHz&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;odd&quot;&gt;
&lt;td&gt;Hard core processor&lt;/td&gt;
&lt;td&gt;-NA-&lt;/td&gt;
&lt;/tr&gt;
&lt;tr class=&quot;even&quot;&gt;
&lt;td&gt;Debugging&lt;/td&gt;
&lt;td&gt;Onboard USB-JTAG, USB-UART&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;
&lt;p&gt;A schematic of Sipeed Tang Nano 9K is available &lt;a href=&quot;https://dl.sipeed.com/shareURL/TANG/Nano%209K/2_Schematic&quot;&gt;here&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;In the example design that we use, we would be using all 6 LEDs for
output.&lt;/p&gt;
&lt;p&gt;Gowin offers an IDE of its own which is free but still needs license
like Vivado. Since we are focusing on open source tools, we don&#x27;t use
this.&lt;/p&gt;
&lt;h2 id=&quot;flow&quot;&gt;Flow&lt;/h2&gt;
&lt;h3 id=&quot;verilog-design&quot;&gt;Verilog design&lt;/h3&gt;
&lt;p&gt;We are using a simple 6-bit ring counter as an example. I got the
verilog code for that as follows:&lt;/p&gt;
&lt;div class=&quot;sourceCode&quot; id=&quot;cb1&quot;&gt;&lt;pre class=&quot;sourceCode verilog&quot;&gt;&lt;code class=&quot;sourceCode verilog&quot;&gt;&lt;span id=&quot;cb1-1&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-1&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;module&lt;/span&gt; counter&lt;/span&gt;
&lt;span id=&quot;cb1-2&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-2&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-3&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-3&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;input&lt;/span&gt; clk&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-4&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-4&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;output&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]&lt;/span&gt; led&lt;/span&gt;
&lt;span id=&quot;cb1-5&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-5&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;op&quot;&gt;);&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-6&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-6&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-7&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-7&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// 27M cycles for 1 second&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-8&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-8&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;dt&quot;&gt;localparam&lt;/span&gt; WAIT_TIME &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;27000000&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-9&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-9&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-10&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-10&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// Set initial value of cycle counter&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-11&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-11&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;dt&quot;&gt;reg&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;23&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]&lt;/span&gt; clockCounter &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-12&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-12&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-13&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-13&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// Indicates currently active LED&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-14&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-14&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// Initially, first LED is lit&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-15&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-15&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;dt&quot;&gt;reg&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]&lt;/span&gt; ledCounter &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-16&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-16&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-17&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-17&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;always&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;@(&lt;/span&gt;&lt;span class=&quot;kw&quot;&gt;posedge&lt;/span&gt; clk&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-18&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-18&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;co&quot;&gt;// Step up cycle counter&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-19&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-19&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    clockCounter &lt;span class=&quot;op&quot;&gt;&amp;lt;=&lt;/span&gt; clockCounter &lt;span class=&quot;op&quot;&gt;+&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-20&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-20&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-21&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-21&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;clockCounter &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; WAIT_TIME&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-22&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-22&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;co&quot;&gt;// Reset cycle counter once 1s is up&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-23&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-23&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        clockCounter &lt;span class=&quot;op&quot;&gt;&amp;lt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-24&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-24&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-25&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-25&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;co&quot;&gt;// Register change in active LED&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-26&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-26&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;ledCounter &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-27&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-27&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;          ledCounter &lt;span class=&quot;op&quot;&gt;&amp;lt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-28&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-28&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-29&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-29&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;          ledCounter &lt;span class=&quot;op&quot;&gt;&amp;lt;=&lt;/span&gt; ledCounter &lt;span class=&quot;op&quot;&gt;&amp;lt;&amp;lt;&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-30&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-30&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-31&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-31&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-32&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-32&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-33&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-33&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// Update change in active LED&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-34&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-34&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;assign&lt;/span&gt; led &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;~&lt;/span&gt;ledCounter&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb1-35&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb1-35&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;endmodule&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;
&lt;p&gt;There is no input other than clock. 6 output signals are activated
one by one, one at a time, with a delay of 1 second when operated at
27MHz frequency. These output signals are meant to be mapped to
LEDs.&lt;/p&gt;
&lt;p&gt;(&lt;code&gt;iverilog&lt;/code&gt; can be used for simulation with a test bench
or to just play around with the verilog file.)&lt;/p&gt;
&lt;h3 id=&quot;synthesis-yosys&quot;&gt;Synthesis (&lt;code&gt;yosys&lt;/code&gt;)&lt;/h3&gt;
&lt;p&gt;yosys is used to convert the verilog design into corresponding
netlist containing data needed for placement and routing.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;yosys -p &quot;read_verilog counter.v; synth_gowin -top counter -json counter.json&quot;
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;This tells yosys to read the verilog file, run synthesis targeting a
gowin FPGA where top module is named &lt;code&gt;counter&lt;/code&gt; and write
results into a file named &lt;code&gt;counter.json&lt;/code&gt;. yosys will perform
optimizations, techmap, etc.&lt;/p&gt;
&lt;p&gt;Output of synthesis is a netlist. The contents of
&lt;code&gt;counter.json&lt;/code&gt; is a form of netlist.&lt;/p&gt;
&lt;p&gt;We can use the &lt;code&gt;synth_gowin&lt;/code&gt; command here thanks to yosys
providing support for gowin FPGAs out of the box.
&lt;code&gt;synth_gowin&lt;/code&gt; is actually short for a bunch of yosys
commands. I&#x27;ve included these commands in the addendum of this post.&lt;/p&gt;
&lt;p&gt;The &lt;code&gt;counter.json&lt;/code&gt; will contain information like mapping
of blocks to FPGA components.&lt;/p&gt;
&lt;p&gt;The &lt;code&gt;synth_gowin&lt;/code&gt; command includes &lt;a href=&quot;https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html&quot;&gt;&lt;code&gt;stat&lt;/code&gt;&lt;/a&gt;
command of yosys, which prints resource utilzation data like number of
registers needed.&lt;/p&gt;
&lt;p&gt;A sample report looks like this:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;=== counter ===

   Number of wires:                 78
   Number of wire bits:            127
   Number of public wires:          78
   Number of public wire bits:     127
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     ALU                            30
     DFFE                            6
     DFFR                           24
     GND                             1
     IBUF                            1
     LUT1                            9
     LUT4                            7
     MUX2_LUT5                       2
     OBUF                            6
     VCC                             1
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;I didn&#x27;t know what many of these abbreviations meant. So looked up
some of them &lt;a href=&quot;https://www.gowinsemi.com/upload/database_doc/39/document/5bfcff2ce0b72.pdf&quot;&gt;at
a gowin user guide&lt;/a&gt;.&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;DFFE: D-FF with clock enable (positive-edge triggered)&lt;/li&gt;
&lt;li&gt;DFFR: D-FF with synchronous reset (positive-edge triggered)&lt;/li&gt;
&lt;li&gt;ALU: 2-input ALU&lt;/li&gt;
&lt;li&gt;IOBUF: Input/Ouput buffer (depending on a control bit, either input
or output is done)&lt;/li&gt;
&lt;li&gt;LUT1: 1-input LUT. Used for a buffer or as an inverter&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id=&quot;placement-and-routing-nextpnr&quot;&gt;Placement and routing
(&lt;code&gt;nextpnr&lt;/code&gt;)&lt;/h3&gt;
&lt;p&gt;nextpnr is used to perform placement and routing after synthesis
based on the information generated by yosys. It offers a gowin-specific
command: &lt;code&gt;nextpnr-gowin&lt;/code&gt;.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;nextpnr-gowin \
  --json counter.json \             # Info from yosys
  --freq 27 \                       # Desired frequency in MHz
  --write counter_pnr.json \        # Output file
  --device GW1NR-LV9QN88PC6/I5 \    # Target FPGA info
  --family GW1N-9C \                # Target FPGA family
  --cst tangnano9k.cst              # Physical constraints file
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;The constraints file say which pins are to be mapped to what. In our
case, its contents are as follows:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;IO_LOC &quot;clk&quot; 52;
IO_PORT &quot;clk&quot; PULL_MODE=UP;
IO_LOC &quot;led[0]&quot; 10;
IO_LOC &quot;led[1]&quot; 11;
IO_LOC &quot;led[2]&quot; 13;
IO_LOC &quot;led[3]&quot; 14;
IO_LOC &quot;led[4]&quot; 15;
IO_LOC &quot;led[5]&quot; 16;
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;which specifies the ports for clock and the LEDs.&lt;/p&gt;
&lt;p&gt;The port numbers are available from the schematics of the gowin Tang
nano 9K FPGA. I could find such a schematic &lt;a href=&quot;https://dl.sipeed.com/shareURL/TANG/Nano%209K/2_Schematic&quot;&gt;here&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;Above nextpnr command would write the information about the placed
and routed design to a file named &lt;code&gt;counter_pnr.json&lt;/code&gt;. The
contents of this file is a netlist with placement and routing info.&lt;/p&gt;
&lt;p&gt;First, nextpnr produces an FPGA-specific utilization report:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;Info: Device utilisation:
Info:                    VCC:     1/    1   100%
Info:                  SLICE:    79/ 8640     0%
Info:                    IOB:     7/  274     2%
Info:                 OSER16:     0/   38     0%
Info:                 IDES16:     0/   38     0%
Info:                IOLOGIC:     0/  296     0%
Info:              MUX2_LUT5:     2/ 4320     0%
Info:              MUX2_LUT6:     0/ 2160     0%
Info:              MUX2_LUT7:     0/ 1080     0%
Info:              MUX2_LUT8:     0/ 1056     0%
Info:                    GND:     1/    1   100%
Info:                   RAMW:     0/  270     0%
Info:                    OSC:     0/    1     0%
Info:                   rPLL:     0/    2     0%
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Looks like it needed only two 5-input LUTs. I guess, the 7 IOBs are
the 6 LEDs and the input clock. But I&#x27;m not sure how the number of
slices is 79.&lt;/p&gt;
&lt;p&gt;Abbreviations&lt;a href=&quot;https://www.gowinsemi.com/upload/database_doc/39/document/5bfcff2ce0b72.pdf&quot;&gt;ˡ&lt;/a&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;MUX2-LUTn: n-input LUT made with MUX2 and LUT4.&lt;/li&gt;
&lt;li&gt;ISERn: 1-to-n deserializer&lt;/li&gt;
&lt;li&gt;OSERn: n-to-1 serializer&lt;/li&gt;
&lt;li&gt;OSC: Oscillator&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;(Couldn&#x27;t find what RAMW means..)&lt;/p&gt;
&lt;p&gt;nextpnr is &#x27;timing driven&#x27;. ie, it does some form of static timing
analysis by itself. Every path in the netlist that starts from a FF and
ends at another FF is analysed.&lt;/p&gt;
&lt;p&gt;(nextpnr can be asked to output a report in json format with
&lt;code&gt;--report&lt;/code&gt;. &lt;a href=&quot;https://github.com/YosysHQ/nextpnr/blob/master/docs/report.md&quot;&gt;ᵈ&lt;/a&gt;)&lt;/p&gt;
&lt;p&gt;nextpnr architechture is something like this (this is an ascii-art
version of an image from &lt;a href=&quot;https://fpga-ignite.github.io/fpga_ignite_202/nextpnr/FPGA_Ignite_nextpnr.pdf&quot;&gt;here&lt;/a&gt;):&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;+----------+     +--------+
|  JSON    |--&amp;gt;--| Packer |
|front end |     +--------+
+----------+         |          +--------+
                     v          | Timing |
                     |          |  model |
                     |          +--------+
                 +--------+         |  
         +---&amp;gt;---| Placer |--&amp;lt;--+   v
         |       +--------+     |   |
     +------+        |       +----------+
     | Chip |        v       |  Timing  |
     | data |        |       | analysis |
     +------+        |       +----------+
         |       +--------+     |        
         +---&amp;gt;---| Router |--&amp;lt;--+  
                 +--------+
                     |
                     v
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;where timing model, chip-data and packer varies with the target
board.&lt;/p&gt;
&lt;p&gt;I used to think that timing analysis cannot be done before routing.
But turns out that isn&#x27;t the case. My wild guess is that paths can be
inferred from the netlist that yosys generated since it specifies the
paths in some form anyway. The separate routing proces can create more
efficient paths specific to target board.&lt;/p&gt;
&lt;p&gt;This was the slack histogram that nextpnr gave post-placement but
pre-routing:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;Info: Max frequency for clock &#x27;clk_IBUF_I_O&#x27;: 316.86 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -&amp;gt; &amp;lt;async&amp;gt;: 6.69 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33881,  33996) |***************************
Info: [ 33996,  34111) |
Info: [ 34111,  34226) |
Info: [ 34226,  34341) |
Info: [ 34341,  34456) |
Info: [ 34456,  34571) |
Info: [ 34571,  34686) |*
Info: [ 34686,  34801) |*
Info: [ 34801,  34916) |
Info: [ 34916,  35031) |
Info: [ 35031,  35146) |
Info: [ 35146,  35261) |
Info: [ 35261,  35376) |
Info: [ 35376,  35491) |
Info: [ 35491,  35606) |
Info: [ 35606,  35721) |
Info: [ 35721,  35836) |
Info: [ 35836,  35951) |
Info: [ 35951,  36066) |
Info: [ 36066,  36181) |*
Info: Checksum: 0xb9798815
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;The slack histogram groups slacks (in ps) into ranges and show how
many paths fit in each of the ranges.&lt;/p&gt;
&lt;p&gt;In the above histogram, there are 27 asterisks next to &lt;code&gt;[ 33881,
33996)&lt;/code&gt; which means that there are 27 paths whose slack is greater
than or equal to 33.881ns but less than 33.996ns.&lt;/p&gt;
&lt;p&gt;The histogram would show negative values if there was negative slack.
No negative slack. Yay!&lt;/p&gt;
&lt;p&gt;After doing placement and associated timing analysis, nextpnr will do
routing.&lt;/p&gt;
&lt;p&gt;As it tries various routes, it will show what it&#x27;s upto by printing
stuff like this:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;Info: Routing..
Info: Setting up routing queue.
Info: Routing 225 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        426 |      200        226 |  200   226 |         0|       1.82       1.82|
Info: Routing complete.
Info: Router1 time 1.82s
Info: Checksum: 0x756ec238
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;(&#x27;ripup and reroute&#x27; is the name of a class of routing algorithms. &lt;a href=&quot;https://en.wikipedia.org/wiki/Routing_(electronic_design_automation)&quot;&gt;ʷ&lt;/a&gt;)&lt;/p&gt;
&lt;p&gt;An &lt;a href=&quot;https://github.com/YosysHQ/nextpnr/blob/master/docs/faq.md&quot;&gt;arc&lt;/a&gt;
is a &#x27;source-sink pair on a net&#x27; or a &#x27;directed connection between two
nodes&#x27;. Looks like there were 225 of them in the netlist and nextpnr
spent 1.82 seconds performing 426 iterations.&lt;/p&gt;
&lt;p&gt;Once routing is done, nextpnr will perform timing analysis once
again.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;Info: Critical path report for cross-domain path &#x27;posedge clk_IBUF_I_O&#x27; -&amp;gt; &#x27;&amp;lt;async&amp;gt;&#x27;:
Info: curr total
Info:  0.5  0.5  Source ledCounter_DFFE_Q_DFFLC.Q
Info:  1.9  2.4    Net ledCounter[5] (3,17) -&amp;gt; (1,22)
Info:                Sink ledCounter_LUT1_I0_3_LC.A
Info:                Defined in:
Info:                  counter.v:8.11-8.21
Info:  1.0  3.4  Source ledCounter_LUT1_I0_3_LC.F
Info:  1.4  4.8    Net led_OBUF_O_I[5] (1,22) -&amp;gt; (0,25)
Info:                Sink led_OBUF_O$iob.I
Info: 1.5 ns logic, 3.4 ns routing

Info: Max frequency for clock &#x27;clk_IBUF_I_O&#x27;: 315.86 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -&amp;gt; &amp;lt;async&amp;gt;: 4.84 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33871,  33991) |*
Info: [ 33991,  34111) |
Info: [ 34111,  34231) |*
Info: [ 34231,  34351) |******
Info: [ 34351,  34471) |
Info: [ 34471,  34591) |*********
Info: [ 34591,  34711) |**********
Info: [ 34711,  34831) |*
Info: [ 34831,  34951) |*
Info: [ 34951,  35071) |
Info: [ 35071,  35191) |
Info: [ 35191,  35311) |
Info: [ 35311,  35431) |
Info: [ 35431,  35551) |
Info: [ 35551,  35671) |
Info: [ 35671,  35791) |
Info: [ 35791,  35911) |
Info: [ 35911,  36031) |
Info: [ 36031,  36151) |
Info: [ 36151,  36271) |*
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Hmm.. Not sure if I&#x27;m reading this correctly, but from the histograms
alone, it looks as if total slack actually went up after routing…&lt;/p&gt;
&lt;p&gt;Still the value shown as &#x27;Max delay posedge
&lt;code&gt;clk_IBUF_I_O&lt;/code&gt;&#x27; has gone down to 4.84ns from 6.69ns.&lt;/p&gt;
&lt;p&gt;Yet the max frequency of the clock went down a bit to 315.86MHz from
316.86MHz.&lt;/p&gt;
&lt;p&gt;We had requested the design to be run at 27MHz. nextpnr figures it
can be run even at 315.86MHz (Fmax), so we are good in that aspect.&lt;/p&gt;
&lt;p&gt;I have not yet figured out how the histogram is meant to be read.
This histogram is not that intriguing since it is a tiny design.
Histograph for a relatively less trivial design is shown &lt;a href=&quot;https://github.com/YosysHQ/nextpnr/pull/31&quot;&gt;here&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;nextpnr also has a gui that is not part of default installation which
can provide visualizations of placed and routed nets. I have not used it
yet, but it looks nice.&lt;/p&gt;
&lt;h3 id=&quot;bitstream-generation-project-apicula&quot;&gt;Bitstream generation
(Project Apicula)&lt;/h3&gt;
&lt;p&gt;Now that we have all the information needed for a loadable FPGA
design, we convert the data into a bit stream that can then actually
loaded onto the FPGA.&lt;/p&gt;
&lt;p&gt;For this we need to know the bitstream format used by the FPGA.
Usually FPGA vendors are not enthusiastic about revealing this
information to the public.&lt;/p&gt;
&lt;p&gt;(Found a &lt;a href=&quot;https://news.ycombinator.com/item?id=10653179&quot;&gt;hackernews
discussion on the topic&lt;/a&gt; which was in response to &lt;a href=&quot;http://www.megacz.com/thoughts/bitstream.secrecy.html&quot;&gt;this
post&lt;/a&gt; suggesting that there&#x27;s little point in keeping bitstream
format secret.)&lt;/p&gt;
&lt;p&gt;There have been many attempts to document the bitstream formats of
different architectures over the years.&lt;/p&gt;
&lt;p&gt;Examples include:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href=&quot;https://github.com/YosysHQ/prjtrellis&quot;&gt;Project Trellis&lt;/a&gt;:
Lattice ECP5&lt;/li&gt;
&lt;li&gt;&lt;a href=&quot;https://github.com/YosysHQ/icestorm&quot;&gt;Project IceStorm&lt;/a&gt;:
Lattice iCE40&lt;/li&gt;
&lt;li&gt;&lt;a href=&quot;https://github.com/f4pga/prjxray&quot;&gt;Project X-Ray&lt;/a&gt;: Xilinx
7-series&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a href=&quot;https://github.com/YosysHQ/apicula&quot;&gt;Project apicula&lt;/a&gt; is
an effort that successfully managed to figure out the bitstream format
of a class of gowin FPGAs that includes the one used by Sipeed Tang Nano
9K, which is what we are using.&lt;/p&gt;
&lt;p&gt;The tools for apicula can be obtained by installing a python package
called &lt;code&gt;apycula&lt;/code&gt;.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;pip3 install apycula
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;&lt;code&gt;apycula&lt;/code&gt; offers the &lt;code&gt;gowin_pack&lt;/code&gt; to generate
bitstream. In our case, it can be used like:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;gowin_pack \
  -d GW1N-9C \      # Target FPGA family
  -o counter.fs \   # Output file with bitstream
  counter_pnr.json  # Input file with info from nextpnr
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;The &lt;code&gt;counter.fs&lt;/code&gt; file is the generated bitstream.&lt;/p&gt;
&lt;p&gt;(I tried opening this file in a text editor. Was expecting
gibberish-like strings, but it was literally showing as a bunch 0s and
1s.)&lt;/p&gt;
&lt;h3 id=&quot;loading-bitstream-to-fpga-openfpgaloader&quot;&gt;Loading bitstream to
FPGA (&lt;code&gt;openFPGALoader&lt;/code&gt;)&lt;/h3&gt;
&lt;p&gt;Once we have the bitstream file, we can load it on to our FPGA with
openfpgaloader.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;openFPGALoader \
  -b tangnano9k \  # Board name
  -f counter.fs \  # Bitstream to be loaded
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;But before this command can work, something needs to be done inorder
for openfpgaloader to be able to detect connected FPGA connected to the
computer.&lt;/p&gt;
&lt;p&gt;Otherwise we can get errors like this:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;$ openFPGALoader -b tangnano9k -f counter.fs
empty
write to flash
unable to open ftdi device: -3 (device not found)
JTAG init failed with: unable to open ftdi device


$ ls /dev/ttyUSB*
/dev/ttyUSB0  /dev/ttyUSB1
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;The developer of openfpgaloader themselves &lt;a href=&quot;https://trabucayre.github.io/openFPGALoader/guide/install.html&quot;&gt;has
got a blog post&lt;/a&gt; on getting around this error.&lt;/p&gt;
&lt;p&gt;What we could do is to use udev rules:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;$ sudo cp 99-openfpgaloader.rules /etc/udev/rules.d/

$ ls /etc/udev/rules.d/
52-xilinx-digilent-usb.rules  52-xilinx-ftdi-usb.rules  52-xilinx-pcusb.rules  99-openfpgaloader.rules

$ sudo udevadm control --reload-rules
$ sudo udevadm trigger
$ sudo usermod -a $USER -G plugdev
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;The rule file (&lt;code&gt;99-openfpgaloader.rules&lt;/code&gt;) file can be
obtained from &lt;a href=&quot;https://github.com/trabucayre/openFPGALoader/blob/master/99-openfpgaloader.rules&quot;&gt;here&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;Once that&#x27;s done, it should be smooth sailing. We can flash the FPGA
with:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;$ openFPGALoader -b tangnano9k -f counter.fs
empty
write to flash
Jtag frequency : requested 6.00MHz   -&amp;gt; real 6.00MHz
Parse file Parse counter.fs:
Done
DONE
Jtag frequency : requested 2.50MHz   -&amp;gt; real 2.00MHz
Erase SRAM DONE
Erase FLASH DONE
Erasing FLASH: [==================================================] 100.00%
Done
write Flash: [==================================================] 100.00%
Done
CRC check : FAIL
Read: 0x0000431b checksum: 0xb4bb
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;I still have not figured out why the &#x27;CRC check FAIL&#x27; is showing up,
but it does not seem to prevent the bitstream being loaded onto the
FPGA.&lt;/p&gt;
&lt;p&gt;Once the FPGA is powered on, we can see the LED light blinking
one-by-one, one-at-a-time.&lt;/p&gt;
&lt;p&gt;:-)&lt;/p&gt;
&lt;h2 id=&quot;conclusion&quot;&gt;Conclusion&lt;/h2&gt;
&lt;p&gt;The 6-bit ring counter design we used is tiny and simple. One got to
try larger designs to get a better feel of how it works.&lt;/p&gt;
&lt;p&gt;It is helpful to have a Makefile to run the commands. I made one
like:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;NAME=counter
BOARD=tangnano9k
FAMILY=GW1N-9C
DEVICE=GW1NR-LV9QN88PC6/I5

all: $(NAME).fs

synth: $(NAME).v
    yosys -p &quot;read_verilog $(NAME).v; synth_gowin -top $(NAME) -json $(NAME).json&quot;

pnr: $(NAME).json
    nextpnr-gowin --json $(NAME).json --freq 1 --write $(NAME)_pnr.json \
        --device $(DEVICE) --family $(FAMILY) --cst $(BOARD).cst

bits: $(NAME)_pnr.json
    gowin_pack -d $(FAMILY) -o $(NAME).fs $(NAME)_pnr.json

load: $(NAME).fs
    openFPGALoader -b $(BOARD) -f $(NAME).fs
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Versions of software used:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Yosys: 0.38 (git sha1 543faed9c8c, gcc 13.2.0 -fPIC -Os)&lt;/li&gt;
&lt;li&gt;nextpnr: 0.7&lt;/li&gt;
&lt;li&gt;Apycula: 0.12&lt;/li&gt;
&lt;li&gt;openFPGALoader: 0.12.1&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Also see: &lt;a href=&quot;https://arxiv.org/abs/1903.10407&quot;&gt;Yosys+nextpnr:
an Open Source Framework from Verilog to Bitstream for Commercial
FPGAs&lt;/a&gt; - David Shah, Eddie Hung, Clifford Wolf, Serge Bazanski, Dan
Gisselquist, Miodrag Milanović (2019)&lt;/p&gt;
&lt;h2 id=&quot;addendum&quot;&gt;Addendum&lt;/h2&gt;
&lt;h3 id=&quot;commands-corresponding-to-synth_gowin-of-yosys&quot;&gt;Commands
corresponding to &lt;code&gt;synth_gowin&lt;/code&gt; of yosys&lt;/h3&gt;
&lt;p&gt;As mentioned in the &lt;a href=&quot;https://yosys.readthedocs.io/_/downloads/en/latest/pdf/&quot;&gt;manual&lt;/a&gt;,
&lt;code&gt;synth_gowin&lt;/code&gt; stands for:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;# yosys&amp;gt; help synth_gowin

    begin:
        read_verilog -specify -lib +/gowin/cells_sim.v
        read_verilog -specify -lib +/gowin/cells_xtra.v
        hierarchy -check -top &amp;lt;top&amp;gt;

    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout

    coarse:
        synth -run coarse [-no-rw-check]

    map_ram:
        memory_libmap -lib +/gowin/lutrams.txt -lib +/gowin/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/gowin/lutrams_map.v -map +/gowin/brams_map.v

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine

    map_gates:
        techmap -map +/techmap.v -map +/gowin/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O -toutpad TBUF ~OEN:I:O -tinoutpad IOBUF ~OEN:O:I:IO    (unless -noiopads)

    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_?P_ 0 -cell $_SDFF_?P?_ r -cell $_SDFFE_?P?P_ r -cell $_DFF_?P?_ r -cell $_DFFE_?P?P_ r
        techmap -map +/gowin/cells_map.v
        opt_expr -mux_undef
        simplemap

    map_luts:
        read_verilog -icells -lib -specify +/abc9_model.v
        abc9 -maxlut 8 -W 500
        clean

    map_cells:
        techmap -map +/gowin/cells_map.v
        opt_lut_ins -tech gowin
        setundef -undriven -params -zero
        hilomap -singleton -hicell VCC V -locell GND G
        splitnets -ports    (only if -vout used)
        clean
        autoname

    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox

    vout:
        write_verilog -simple-lhs -decimal -attr2comment -defparam -renameprefix gen &amp;lt;file-name&amp;gt;
        write_json &amp;lt;file-name&amp;gt;
&lt;/code&gt;&lt;/pre&gt;
&lt;h3 id=&quot;techmap-stuff&quot;&gt;Techmap stuff&lt;/h3&gt;
&lt;p&gt;I guess files like the one at
&lt;code&gt;/usr/share/yosys/gowin/cells_map.v&lt;/code&gt; are used for
techmap.&lt;/p&gt;
&lt;p&gt;Its contents were like:&lt;/p&gt;
&lt;div class=&quot;sourceCode&quot; id=&quot;cb19&quot;&gt;&lt;pre class=&quot;sourceCode verilog&quot;&gt;&lt;code class=&quot;sourceCode verilog&quot;&gt;&lt;span id=&quot;cb19-1&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-1&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// DFFR          D Flip-Flop with Synchronous Reset&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-2&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-2&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;module&lt;/span&gt;  \&lt;span class=&quot;dt&quot;&gt;$_SDFF_PP0_&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dt&quot;&gt;input&lt;/span&gt; D&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; C&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; R&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; &lt;span class=&quot;dt&quot;&gt;output&lt;/span&gt; Q&lt;span class=&quot;op&quot;&gt;);&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-3&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-3&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    DFFR _TECHMAP_REPLACE_ &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.D&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;D&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .Q&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Q&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .CLK&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;C&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .RESET&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;R&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-4&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-4&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; _TECHMAP_REMOVEINIT_Q_ &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-5&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-5&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;endmodule&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-6&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-6&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-7&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-7&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// ..&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-8&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-8&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;co&quot;&gt;// ..&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-9&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-9&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-10&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-10&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;module&lt;/span&gt; \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; Y&lt;span class=&quot;op&quot;&gt;);&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-11&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-11&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;parameter&lt;/span&gt; WIDTH &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-12&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-12&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;parameter&lt;/span&gt; LUT &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-13&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-13&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-14&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-14&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;* force_downto *&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-15&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-15&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;input&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;WIDTH&lt;span class=&quot;dv&quot;&gt;-1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]&lt;/span&gt; A&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-16&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-16&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;dt&quot;&gt;output&lt;/span&gt; Y&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-17&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-17&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-18&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-18&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;kw&quot;&gt;generate&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-19&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-19&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-20&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-20&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            LUT1 #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.INIT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; _TECHMAP_REPLACE_ &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.F&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-21&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-21&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;                .I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-22&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-22&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-23&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-23&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;2&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-24&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-24&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            LUT2 #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.INIT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; _TECHMAP_REPLACE_ &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.F&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-25&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-25&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;                .I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-26&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-26&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-27&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-27&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;3&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-28&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-28&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            LUT3 #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.INIT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; _TECHMAP_REPLACE_ &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.F&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-29&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-29&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;                .I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I2&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;2&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-30&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-30&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-31&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-31&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-32&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-32&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            LUT4 #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.INIT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; _TECHMAP_REPLACE_ &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.F&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-33&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-33&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;                .I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I2&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;2&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .I3&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;3&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-34&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-34&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-35&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-35&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-36&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-36&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; f0&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; f1&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-37&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-37&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;15&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut0 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;3&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-38&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-38&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;31&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;16&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut1 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;3&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-39&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-39&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            MUX2_LUT5 mux5&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .S0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .O&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-40&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-40&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-41&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-41&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-42&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-42&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; f0&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; f1&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-43&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-43&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;31&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut0 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-44&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-44&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;63&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;32&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut1 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;4&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-45&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-45&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            MUX2_LUT6 mux6&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .S0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .O&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-46&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-46&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-47&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-47&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;7&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-48&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-48&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; f0&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; f1&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-49&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-49&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;63&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut0 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-50&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-50&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;127&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;64&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut1 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;5&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-51&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-51&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            MUX2_LUT7 mux7&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .S0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .O&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-52&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-52&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-53&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-53&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;if&lt;/span&gt; &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;WIDTH &lt;span class=&quot;op&quot;&gt;==&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;8&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;)&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-54&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-54&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; f0&lt;span class=&quot;op&quot;&gt;,&lt;/span&gt; f1&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-55&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-55&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;127&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;7&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut0 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-56&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-56&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            \&lt;span class=&quot;dt&quot;&gt;$lut&lt;/span&gt; #&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.LUT&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;LUT&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;255&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;128&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .WIDTH&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;7&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;))&lt;/span&gt; lut1 &lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.A&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;6&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;:&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;0&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .Y&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-57&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-57&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            MUX2_LUT8 mux8&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;.I0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f0&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .I1&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;f1&lt;span class=&quot;op&quot;&gt;),&lt;/span&gt; .S0&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;A&lt;span class=&quot;op&quot;&gt;[&lt;/span&gt;&lt;span class=&quot;dv&quot;&gt;7&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;]),&lt;/span&gt; .O&lt;span class=&quot;op&quot;&gt;(&lt;/span&gt;Y&lt;span class=&quot;op&quot;&gt;));&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-58&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-58&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;else&lt;/span&gt; &lt;span class=&quot;kw&quot;&gt;begin&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-59&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-59&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;            &lt;span class=&quot;dt&quot;&gt;wire&lt;/span&gt; _TECHMAP_FAIL_ &lt;span class=&quot;op&quot;&gt;=&lt;/span&gt; &lt;span class=&quot;dv&quot;&gt;1&lt;/span&gt;&lt;span class=&quot;op&quot;&gt;;&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-60&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-60&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;        &lt;span class=&quot;kw&quot;&gt;end&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-61&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-61&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;    &lt;span class=&quot;kw&quot;&gt;endgenerate&lt;/span&gt;&lt;/span&gt;
&lt;span id=&quot;cb19-62&quot;&gt;&lt;a aria-hidden=&quot;true&quot; href=&quot;#cb19-62&quot; tabindex=&quot;-1&quot;&gt;&lt;/a&gt;&lt;span class=&quot;kw&quot;&gt;endmodule&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;
&lt;h3 id=&quot;writing-synth-stat-to-file&quot;&gt;Writing synth stat to file&lt;/h3&gt;
&lt;pre&gt;&lt;code&gt;yosys&amp;gt; stat -top NAME -json NAME_synth_stat.json
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;&lt;a href=&quot;https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html&quot;&gt;https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd/stat.html&lt;/a&gt;&lt;/p&gt;
&lt;h3 id=&quot;static-timing-analsys&quot;&gt;static timing analsys&lt;/h3&gt;
&lt;p&gt;yosys has sta but how to use??&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href=&quot;https://github.com/YosysHQ/yosys/pull/2490&quot;&gt;https://github.com/YosysHQ/yosys/pull/2490&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&quot;nextpnr-himbaechel&quot;&gt;nextpnr-himbaechel&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;New api for nextpnr&lt;/li&gt;
&lt;li&gt;&lt;a href=&quot;https://github.com/YosysHQ/apicula/wiki/Nextpnr%E2%80%90Himbaechel-Gowin&quot;&gt;https://github.com/YosysHQ/apicula/wiki/Nextpnr%E2%80%90Himbaechel-Gowin&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;nextpnr-gowin is deprecated for end-user&lt;/li&gt;
&lt;/ul&gt;
&lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
      </description>
      <pubDate>
        Wed, 11 Dec 2024 00:00:00 GMT
      </pubDate>
      <guid>
        https://ju-sh.github.io/blog/open-hw.html
      </guid>
      <category>
        electronics
      </category>
    </item>
  </channel>
</rss>