;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL -710, -630
	SUB #0, -92
	JMZ 0, <-2
	JMZ 0, <-2
	CMP #60, -45
	SLT @-30, 9
	SPL 60, -45
	SUB 130, 4
	SLT @721, 2
	SUB @121, 106
	SUB @121, @106
	SUB @721, 103
	SUB @121, @106
	CMP #72, @290
	SUB -1, <-20
	SUB 721, 103
	DAT #278, #30
	ADD @-30, 9
	CMP #12, @610
	ADD -1, <-20
	SPL 0, <922
	ADD <208, @8
	SUB -1, <-20
	SUB @721, 103
	SUB @721, 103
	SUB @721, 103
	JMP -0, -92
	JMP -0, -92
	SUB #0, -92
	SPL 900, #2
	SPL -127, 189
	JMZ 0, <-2
	SPL 0, <922
	MOV 0, -920
	DAT #0, <922
	SUB #300, 90
	ADD -1, <-20
	SUB @127, @106
	SPL 0, <920
	SUB @721, 103
	CMP #12, @610
	SPL -702, -11
	SPL 0, <922
	SUB #60, -45
	SPL -702, -11
	SPL -702, -11
	DJN @300, @90
