I /+35
? MOS width mismatch: 4e-06(extracted) vs 0.000196441(schematic).
I /+34
? MOS width mismatch: 4e-06(extracted) vs 0.000196441(schematic).
I /+33
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+32
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+31
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+30
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+29
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+28
? MOS width mismatch: 4e-06(extracted) vs 8.45017e-05(schematic).
I /+27
? MOS width mismatch: 4e-06(extracted) vs 0.000109048(schematic).
I /+26
? MOS width mismatch: 4e-06(extracted) vs 0.000109048(schematic).
I /+25
? MOS width mismatch: 4e-06(extracted) vs 9.3817e-05(schematic).
I /+24
? MOS width mismatch: 4e-06(extracted) vs 9.3817e-05(schematic).
I /+23
? MOS width mismatch: 4e-06(extracted) vs 4.03568e-05(schematic).
I /+22
? MOS width mismatch: 4e-06(extracted) vs 4.03568e-05(schematic).
I /+21
? MOS width mismatch: 4e-06(extracted) vs 4.03568e-05(schematic).
I /+20
? MOS width mismatch: 4e-06(extracted) vs 4.03568e-05(schematic).
I /+19
? MOS width mismatch: 4e-06(extracted) vs 3.472e-05(schematic).
I /+18
? MOS width mismatch: 4e-06(extracted) vs 3.472e-05(schematic).
I /+17
? MOS width mismatch: 2e-06(extracted) vs 9.82205e-05(schematic).
I /+16
? MOS width mismatch: 2e-06(extracted) vs 9.82205e-05(schematic).
I /+15
? MOS width mismatch: 2e-06(extracted) vs 4.52508e-05(schematic).
I /+14
? MOS width mismatch: 2e-06(extracted) vs 4.52508e-05(schematic).
I /+13
? MOS width mismatch: 2e-06(extracted) vs 4.22508e-05(schematic).
I /+12
? MOS width mismatch: 2e-06(extracted) vs 4.52508e-05(schematic).
I /+11
? MOS width mismatch: 2e-06(extracted) vs 2.01784e-05(schematic).
I /+10
? MOS width mismatch: 2e-06(extracted) vs 4.22508e-05(schematic).
I /+9
? MOS width mismatch: 2e-06(extracted) vs 5.45243e-05(schematic).
I /+8
? MOS width mismatch: 2e-06(extracted) vs 5.45243e-05(schematic).
I /+7
? MOS width mismatch: 2e-06(extracted) vs 4.6908e-05(schematic).
I /+6
? MOS width mismatch: 2e-06(extracted) vs 4.6908e-05(schematic).
I /+5
? MOS width mismatch: 2e-06(extracted) vs 2.01784e-05(schematic).
I /+4
? MOS width mismatch: 2e-06(extracted) vs 2.01784e-05(schematic).
I /+3
? MOS width mismatch: 2e-06(extracted) vs 2.01784e-05(schematic).
I /+2
? MOS width mismatch: 2e-06(extracted) vs 4.22508e-05(schematic).
I /+1
? MOS width mismatch: 2e-06(extracted) vs 1.736e-05(schematic).
I /+0
? MOS width mismatch: 2e-06(extracted) vs 1.736e-05(schematic).
