
*** Running vivado
    with args -log pfm_dynamic_k_kem_enc_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_k_kem_enc_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_k_kem_enc_1_0.tcl -notrace
INFO: Dispatch client connection id - 42205
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_enc_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_k_kem_enc_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2792879
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3454.137 ; gain = 291.797 ; free physical = 44423 ; free virtual = 185460
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_k_kem_enc_1_0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_enc_1_0/synth/pfm_dynamic_k_kem_enc_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc.v:12]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_control_s_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_control_s_axi.v:243]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_control_s_axi.v:320]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_control_s_axi' (1#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo' (2#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_decoder' (3#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized0' (4#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_buffer' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized1' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized2' (5#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_write' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_buffer__parameterized0' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized0' (6#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_read' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized1' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized3' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_fifo__parameterized4' (7#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi_throttle' (8#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemct_m_axi' (9#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemct_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo' (10#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_decoder' (11#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized0' (12#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_buffer' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized1' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized2' (13#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_write' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_buffer__parameterized0' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized0' (14#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_read' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized1' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized3' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_fifo__parameterized4' (15#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi_throttle' (16#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmemss_m_axi' (17#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmemss_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo' (18#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_decoder' (19#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized0' (20#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_buffer' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized1' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized2' (21#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_write' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_buffer__parameterized0' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized0' (22#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_read' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized1' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized3' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_fifo__parameterized4' (23#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi_throttle' (24#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmembuf_m_axi' (25#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmembuf_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_write' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo' (26#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_decoder' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:712]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_decoder' (27#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:712]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized0' (28#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_buffer' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_buffer' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized1' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized2' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized2' (29#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_write' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_buffer__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_buffer__parameterized0' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized0' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized0' (30#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_read' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_throttle' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized1' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized3' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized3' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_fifo__parameterized4' (31#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi_throttle' (32#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_gmempk_m_axi' (33#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_gmempk_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_entry_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_entry_proc' (34#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_Block_split6_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split6_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_Block_split6_proc' (35#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split6_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_readmem_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_readmem_unsigned_char_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_flow_control_loop_pipe_sequential_init' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_flow_control_loop_pipe_sequential_init' (36#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_readmem_unsigned_char_Pipeline_readmem' (37#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_readmem_unsigned_char_s' (38#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_Block_split68_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split68_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mul_32s_12ns_32_2_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mul_32s_12ns_32_2_1' (39#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_32s_12ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_Block_split68_proc' (40#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split68_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_readmem_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_readmem_unsigned_char_1_Pipeline_readmem' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_readmem_unsigned_char_1_Pipeline_readmem' (41#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_1_Pipeline_readmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_readmem_unsigned_char_1' (42#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_readmem_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_duplicate_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_duplicate_unsigned_char_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_duplicate_unsigned_char_Pipeline_duplicate' (43#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_duplicate_unsigned_char_s' (44#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_duplicate_unsigned_char_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_duplicate_unsigned_char_1_Pipeline_duplicate' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_1_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_duplicate_unsigned_char_1_Pipeline_duplicate' (45#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_1_Pipeline_duplicate.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_duplicate_unsigned_char_1' (46#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_duplicate_unsigned_char_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_kyber_sha' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_kyber_sha_Pipeline_sha1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_sha1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_kyber_sha_Pipeline_sha1' (47#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_sha1.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_tmp_read' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_tmp_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mux_175_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_175_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mux_175_64_1_1' (48#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_175_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_tmp_read' (49#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_tmp_read.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_KeccakF1600_StatePermute' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_KeccakF1600_StatePermute.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' (50#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_myxor' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_myxor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_myxor' (51#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_myxor.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_compute' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_compute' (52#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_KeccakF1600_StatePermute' (53#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_KeccakF1600_StatePermute.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_358_4' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_358_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mux_124_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_124_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mux_124_64_1_1' (54#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_124_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_358_4' (55#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_358_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_365_5' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_365_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mux_43_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_43_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mux_43_64_1_1' (56#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_43_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_365_5' (57#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha_Pipeline_VITIS_LOOP_365_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_kyber_sha' (58#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_kyber_sha.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_sha' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_sha.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mux_83_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_83_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mux_83_64_1_1' (59#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_83_64_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_mux_84_64_1_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_84_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_mux_84_64_1_1' (60#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mux_84_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_sha' (61#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_sha.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_Block_split614_proc' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split614_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_Block_split614_proc' (62#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_Block_split614_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_split_unsigned_char_s' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_split_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_flow_control_loop_pipe' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_flow_control_loop_pipe' (63#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_split_unsigned_char_s' (64#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_split_unsigned_char_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_make_coins' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_make_coins.v:10]
INFO: [Synth 8-6157] synthesizing module 'k_kem_enc_make_coins_Pipeline_VITIS_LOOP_414_1' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_make_coins_Pipeline_VITIS_LOOP_414_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_make_coins_Pipeline_VITIS_LOOP_414_1' (65#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_make_coins_Pipeline_VITIS_LOOP_414_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_make_coins' (66#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_make_coins.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_get_key_Pipeline_VITIS_LOOP_430_1' (67#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_get_key_Pipeline_VITIS_LOOP_430_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'k_kem_enc_get_key' (68#1) [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_get_key.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './k_kem_enc_ntt_layer_1_Pipeline_ntt_layer_zetas33_ROM_AUTO_1R.dat' is read successfully [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_ntt_layer_1_Pipeline_ntt_layer_zetas33_ROM_AUTO_1R.v:22]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7129] Port m_axi_gmemss_AWREADY in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_ARREADY in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RVALID in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[7] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[6] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[5] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[4] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[3] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[2] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[1] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RLAST in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RID[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[10] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[9] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[8] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[7] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[6] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[5] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[4] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[3] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[2] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[1] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RFIFONUM[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RUSER[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RRESP[1] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RRESP[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BVALID in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BRESP[1] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BRESP[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BID[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_BUSER[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[63] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[62] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[61] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[60] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[59] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[58] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[57] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[56] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[55] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[54] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[53] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[52] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[51] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[50] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[49] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[48] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[47] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[46] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[45] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[44] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[43] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[42] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[41] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[40] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[39] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[38] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[37] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[36] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[35] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[34] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[33] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[32] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[31] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[30] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[29] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[28] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[27] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[26] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[25] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[24] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[23] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[22] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[21] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[20] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[19] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[18] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[17] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[16] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[15] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[14] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[13] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[12] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[11] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[10] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[9] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[8] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[7] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[6] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[5] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[4] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[3] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[2] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[1] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_load[0] in module k_kem_enc_writemem_1_Pipeline_writemem is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_ARREADY in module k_kem_enc_writemem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RVALID in module k_kem_enc_writemem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[7] in module k_kem_enc_writemem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmemss_RDATA[6] in module k_kem_enc_writemem_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3844.629 ; gain = 682.289 ; free physical = 45626 ; free virtual = 186671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3859.473 ; gain = 697.133 ; free physical = 45588 ; free virtual = 186633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3859.473 ; gain = 697.133 ; free physical = 45588 ; free virtual = 186633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3873.605 ; gain = 0.000 ; free physical = 44649 ; free virtual = 185694
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_enc_1_0/constraints/k_kem_enc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_k_kem_enc_1_0/constraints/k_kem_enc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_enc_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_enc_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4250.730 ; gain = 0.000 ; free physical = 44548 ; free virtual = 185593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4304.574 ; gain = 53.844 ; free physical = 44529 ; free virtual = 185573
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 4304.574 ; gain = 1142.234 ; free physical = 44915 ; free virtual = 185959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 4312.578 ; gain = 1150.238 ; free physical = 44910 ; free virtual = 185954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'k_kem_enc_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'k_kem_enc_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemct_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemss_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmembuf_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmempk_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'k_kem_enc_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'k_kem_enc_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemct_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_enc_gmemct_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemct_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemss_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_enc_gmemss_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmemss_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmembuf_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_enc_gmembuf_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmembuf_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmempk_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_enc_gmempk_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'k_kem_enc_gmempk_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_enc_repeat_r_tmp_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_enc_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_tmbkb:/ram_reg"
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w64_d100_A_ram:/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w32_d100_A_ram:/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w8_d200_A_ram:/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "k_kem_enc_fifo_w8_d1600_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w264_d4_A_ram:/mem_reg" of size (depth=3 x width=264) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "k_kem_enc_fifo_w8_d768_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w16_d128_A_ram:/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6793] RAM ("k_kem_enc_fifo_w16_d6144_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("k_kem_enc_fifo_w16_d6144_A_ram:/mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_kem_enc_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_kem_enc_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "k_kem_enc_fifo_w16_d6144_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_enc_fifo_w16_d512_A_ram:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "k_kem_enc_fifo_w16_d4608_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "k_kem_enc_fifo_w16_d4608_A_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "k_kem_enc_fifo_w16_d4608_A_ram:/mem_reg"
INFO: [Synth 8-6904] The RAM "k_kem_enc_fifo_w16_d256_A_ram:/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_enc_fifo_w16_d1088_A_ram:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4316.496 ; gain = 1154.156 ; free physical = 43932 ; free virtual = 184986
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888' (k_kem_enc_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U889'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888' (k_kem_enc_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U892'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888' (k_kem_enc_mul_mul_16s_16s_32_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U894'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893' (k_kem_enc_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U897'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893' (k_kem_enc_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U900'
INFO: [Synth 8-223] decloning instance 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893' (k_kem_enc_mul_mul_16s_13s_16_4_1) to 'inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U902'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 16    
	   2 Input   52 Bit       Adders := 8     
	   2 Input   49 Bit       Adders := 4     
	   3 Input   42 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 52    
	   3 Input   32 Bit       Adders := 11    
	   2 Input   31 Bit       Adders := 5     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 25    
	   3 Input   16 Bit       Adders := 15    
	   2 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 14    
	   2 Input   11 Bit       Adders := 9     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 11    
	   2 Input    9 Bit       Adders := 38    
	   2 Input    8 Bit       Adders := 121   
	   2 Input    7 Bit       Adders := 171   
	   2 Input    6 Bit       Adders := 17    
	   2 Input    5 Bit       Adders := 14    
	   2 Input    4 Bit       Adders := 23    
	   2 Input    3 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 14    
	   4 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 44    
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 329   
	   5 Input     64 Bit         XORs := 20    
	   2 Input      9 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              264 Bit    Registers := 1     
	              256 Bit    Registers := 3     
	               96 Bit    Registers := 24    
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 14    
	               64 Bit    Registers := 529   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 8     
	               61 Bit    Registers := 8     
	               58 Bit    Registers := 4     
	               56 Bit    Registers := 8     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 4     
	               52 Bit    Registers := 8     
	               50 Bit    Registers := 4     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 32    
	               46 Bit    Registers := 4     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 8     
	               43 Bit    Registers := 8     
	               41 Bit    Registers := 4     
	               39 Bit    Registers := 8     
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 12    
	               32 Bit    Registers := 159   
	               31 Bit    Registers := 9     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 56    
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 15    
	               24 Bit    Registers := 6     
	               23 Bit    Registers := 11    
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 49    
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 208   
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 36    
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 45    
	                8 Bit    Registers := 490   
	                7 Bit    Registers := 183   
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 62    
	                2 Bit    Registers := 141   
	                1 Bit    Registers := 1548  
+---Multipliers : 
	              13x32  Multipliers := 1     
+---RAMs : 
	              95K Bit	(6143 X 16 bit)          RAMs := 3     
	              71K Bit	(4607 X 16 bit)          RAMs := 1     
	              16K Bit	(1087 X 16 bit)          RAMs := 1     
	              12K Bit	(768 X 16 bit)          RAMs := 1     
	              12K Bit	(1599 X 8 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 4     
	               7K Bit	(511 X 16 bit)          RAMs := 3     
	               6K Bit	(99 X 64 bit)          RAMs := 2     
	               5K Bit	(767 X 8 bit)          RAMs := 1     
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               3K Bit	(99 X 32 bit)          RAMs := 35    
	               3K Bit	(255 X 16 bit)          RAMs := 1     
	               2K Bit	(256 X 9 bit)          RAMs := 4     
	               1K Bit	(127 X 16 bit)          RAMs := 36    
	               1K Bit	(199 X 8 bit)          RAMs := 5     
	              792 Bit	(3 X 264 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 14    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   73 Bit        Muxes := 4     
	  74 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 8     
	  73 Input   72 Bit        Muxes := 2     
	  25 Input   64 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 774   
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 28    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 36    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 18    
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 21    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 26    
	   2 Input    9 Bit        Muxes := 37    
	   2 Input    8 Bit        Muxes := 1285  
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 162   
	   2 Input    6 Bit        Muxes := 15    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 66    
	   3 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 33    
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 37    
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 475   
	   3 Input    2 Bit        Muxes := 123   
	   4 Input    2 Bit        Muxes := 25    
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 1451  
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "packn_c103_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1531_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_basemul_add_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c109_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_basemul_out_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c110_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*(B:0x3fd0a)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_11s_27_4_1_U275/k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U276/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/pr_reg_207_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/m is absorbed into DSP grp_ntt_layer_Pipeline_ntt_layer_fu_56/mac_muladd_16s_13s_27s_28_4_1_U277/k_kem_enc_mac_muladd_16s_13s_27s_28_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U292/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U293/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U294/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U309/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U310/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U311/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U323/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U324/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U325/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U337/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U338/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U339/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "packn_c111_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
DSP Report: Generating DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_16s_15ns_26ns_31_4_1_U388/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/tmp_reg_137_pp0_iter5_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_bar_reduce_Pipeline_bar_reduce_fu_36/mac_muladd_5s_13s_16s_16_4_1_U389/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4_fu_75/ap_CS_fsm_reg[0:0]' into 'grp_repeat_Pipeline_VITIS_LOOP_785_2_fu_66/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4.v:102]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg[12:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_13s_16_4_1.v:22]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg[15:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg[15:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg[15:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/a_reg_reg[26:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:30]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
INFO: [Synth 8-4471] merging register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' into 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg[44:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_19_reg_619_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_basemul_montgomery_Pipeline_basemul_montgomery.v:1047]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_26_reg_643_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_basemul_montgomery_Pipeline_basemul_montgomery.v:1054]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_18_reg_613_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_basemul_montgomery_Pipeline_basemul_montgomery.v:1046]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_25_reg_637_reg' and it is trimmed from '32' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_basemul_montgomery_Pipeline_basemul_montgomery.v:1053]
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_reg_671_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U905/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/z_reg_766_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U912/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U914/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_1_reg_832_pp0_iter4_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U916/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_2_reg_649_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_19_reg_619_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U891/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U899/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_4_reg_691_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U907/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_18_reg_613_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U890/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U898/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_3_reg_681_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U906/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_5_reg_716_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U909/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_12s_28_4_1_U913/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U915/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_6_reg_842_pp0_iter5_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_28s_29_4_1_U917/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_7_reg_701_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U908/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_26_reg_643_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U896/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U904/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_9_reg_736_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U911/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/sext_ln1075_25_reg_637_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U888/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_16s_32_4_1_U895/k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U893/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mul_mul_16s_13s_16_4_1_U903/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/pr_8_reg_726_pp0_iter2_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U901/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/m is absorbed into DSP grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/mac_muladd_16s_13s_32s_32_4_1_U910/k_kem_enc_mac_muladd_16s_13s_32s_32_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "sub_ln1531_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_0_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_0_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c114_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_5.v:197]
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1027/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1029/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1030/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1026/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1028/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_6.v:175]
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1043/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1045/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1046/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1042/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1044/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "snttl_3_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_3_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c117_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_4_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_4_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c118_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_5_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_5_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c119_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_6_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_6_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c120_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_7_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_7_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sub_ln1531_loc_c128_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c103_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1531_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_basemul_add_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c109_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_basemul_out_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c110_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_6_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "packn_c111_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("s_ntt_red_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_ntt_red_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg"
RAM ("repeat_U0/tmp_U/ram_reg") is too shallow (depth = 768) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "repeat_U0/tmp_U/ram_reg"
RAM ("basemul_add_U0/grp_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_fu_56/tmp_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "basemul_add_U0/grp_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_fu_56/tmp_U/ram_reg"
RAM ("s_ntt_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_ntt_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "sub_ln1531_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_0_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_0_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c114_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_3_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_3_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c117_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_4_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_4_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c118_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_5_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_5_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c119_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_6_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_6_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c120_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_7_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_7_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sub_ln1531_loc_c128_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_7_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_ntt_init_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_inv_merge_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c121_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_65_reg' and it is trimmed from '32' to '22' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_stream_reverse_fqmul.v:152]
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A2*(B:0x5a1)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_11ns_28_4_1_U1066/k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mul_mul_16s_13s_16_4_1_U1067/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/pr_reg_158_pp0_iter8_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/mac_muladd_16s_13s_28s_29_4_1_U1068/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "packn_c116_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_2_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_2_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c115_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_1_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "snttl_1_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_4.v:197]
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U1011/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U1013/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U1014/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U1010/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U1012/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_3.v:197]
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U995/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U997/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U998/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U994/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U996/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_2.v:197]
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U979/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U981/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/pr_reg_381_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U982/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U978/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/sum_reg_356_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U980/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer_1.v:197]
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U963/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U965/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U966/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U962/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U964/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg[17:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'packn_read_reg_77_reg' and it is trimmed from '32' to '23' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_invntt_layer.v:197]
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_12s_28_4_1_U947/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mul_mul_16s_13s_16_4_1_U949/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/pr_reg_383_pp0_iter5_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_13s_28s_29_4_1_U950/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B2)'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_16s_15ns_26ns_31_4_1_U946/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/sum_reg_358_pp0_iter3_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_invntt_layer_Pipeline_invntt_layer_fu_56/mac_muladd_5s_13s_16s_16_4_1_U948/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U365/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U366/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U367/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1.v:31]
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_12s_28_4_1_U351/k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3f301)')'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mul_mul_16s_13s_16_4_1_U352/k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffff2ff)'*B2)')'.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/pr_reg_257_pp0_iter4_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/m is absorbed into DSP grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/mac_muladd_16s_13s_28s_29_4_1_U353/k_kem_enc_mac_muladd_16s_13s_28s_29_4_1_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "packn_c102_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_0_1_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c108_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sinvl_1_0_U/U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg" of size (depth=127 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("s_shake_ep_U/U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg") is too shallow (depth = 767) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_shake_ep_U/U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-4471] merging register 'grp_add_reduce_Pipeline_add_reduce_2_fu_74/ap_CS_fsm_reg[0:0]' into 'grp_add_reduce_Pipeline_add_reduce_1_fu_64/ap_CS_fsm_reg[0:0]' [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_add_reduce_Pipeline_add_reduce_2.v:192]
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B'')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_16s_15ns_26ns_31_4_1_U1088/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/t_reg_164_pp0_iter6_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_2_fu_74/mac_muladd_5s_13s_16s_16_4_1_U1089/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x2000000)+((A:0x4ebf)'*B'')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_16s_15ns_26ns_31_4_1_U1083/k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3f2ff)')')'.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/t_reg_150_pp0_iter6_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/m is absorbed into DSP grp_add_reduce_Pipeline_add_reduce_1_fu_64/mac_muladd_5s_13s_16s_16_4_1_U1084/k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
RAM ("s_inv_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg") is too shallow (depth = 511) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "s_inv_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg"
INFO: [Synth 8-7067] Removed DRAM instance s_k_U/i_78_0/i_78_0/U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg_0_63_14_15 from module extram__13 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_k_U/i_78_0/i_78_0/U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg_64_127_14_15 from module extram__13 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_k_U/i_78_0/i_78_0/U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg_128_191_14_15 from module extram__13 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance s_k_U/i_78_0/i_78_0/U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg_192_255_14_15 from module extram__13 due to constant propagation
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-6014] Unused sequential element compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg was removed.  [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_21ns_23ns_43_2_1.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg' and it is trimmed from '48' to '15' bits. [/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/201f/hdl/verilog/k_kem_enc_mul_27ns_29ns_49_2_1.v:27]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1107/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1108/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1109/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1110/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1111/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1112/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1113/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product, operation Mode is: (A:0x275f6f)*B.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg, operation Mode is: (PCIN>>17)+(A:0x75f6f)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1292_5_fu_56/mul_21ns_23ns_43_2_1_U1114/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1103/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1102/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1101/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product, operation Mode is: (A:0x1dbb5)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg, operation Mode is: (PCIN>>17)+(A:0x4eb)*B2.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product, operation Mode is: A*(B:0x1dbb5).
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product.
DSP Report: Generating DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg, operation Mode is: (PCIN>>17)+A*(B:0x4eb).
DSP Report: register compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
DSP Report: operator compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/tmp_product is absorbed into DSP compress_U0/grp_compress_Pipeline_VITIS_LOOP_1263_2_VITIS_LOOP_1264_3_fu_48/mul_27ns_29ns_49_2_1_U1100/dout_reg.
INFO: [Synth 8-7124] RAM ("k_kem_enc__GCB3/s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "k_kem_enc__GCB3/s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "gmemss_m_axi_U/bus_write/buff_wdata/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_enc_gmemss_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_enc_gmemss_m_axi.
INFO: [Synth 8-6904] The RAM "packn_c112_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c123_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c124_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c125_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_pk_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1505_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_pk_orig_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mul_ln1506_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c113_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "shl_ln1505_loc_c133_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ss_c_U/U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ct_c_U/U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg" of size (depth=99 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "packn_c112_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "packn_c123_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "packn_c124_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "packn_c125_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_pk_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("s_pk_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_pk_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg"
INFO: [Synth 8-7124] RAM ("s_m_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "s_m_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg"
INFO: [Synth 8-6904] The RAM "shl_ln1505_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "s_pk_orig_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg" of size (depth=199 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mul_ln1506_loc_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg" of size (depth=99 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmempk_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmembuf_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmembuf_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmembuf_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmembuf_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'gmempk_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'gmembuf_m_axi_U/bus_writei_65_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'gmempk_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'gmempk_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'gmempk_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'gmembuf_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[0]' (FDE) to 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[1]' (FDE) to 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[2]' (FDE) to 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[3]' (FDE) to 'Block_split68_proc_U0/mul_32s_12ns_32_2_1_U17/dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'gmempk_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'gmempk_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'gmempk_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'gmembuf_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'gmembuf_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmembuf_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'gmembuf_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[1]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[3]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[9]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[10]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[10]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[13]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[13]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[14]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[14]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[18]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[18]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[22]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[22]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[24]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[24]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[25]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[25]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[26]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[26]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[27]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[27]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[28]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[28]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[34]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[34]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[38]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[38]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[40]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[40]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[41]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[41]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[42]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[42]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[43]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[43]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[44]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[44]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[45]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[45]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[94]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[93]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[92]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[91]' (FDE) to 'gmempk_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module k_kem_enc_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module k_kem_enc_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_enc_gmembuf_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_enc_gmembuf_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_enc_gmembuf_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_enc_gmembuf_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_enc_gmempk_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_enc_gmempk_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module k_kem_enc_gmempk_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module k_kem_enc_gmempk_m_axi.
WARNING: [Synth 8-3917] design k_kem_enc__GCB5 has port s_pkpv_din[15] driven by constant 0
WARNING: [Synth 8-3917] design k_kem_enc__GCB5 has port s_pkpv_din[14] driven by constant 0
WARNING: [Synth 8-3917] design k_kem_enc__GCB5 has port s_pkpv_din[13] driven by constant 0
WARNING: [Synth 8-3917] design k_kem_enc__GCB5 has port s_pkpv_din[12] driven by constant 0
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "k_kem_enc__GCB5/gmemct_m_axi_U/bus_write/buff_wdata/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:04:05 . Memory (MB): peak = 4332.508 ; gain = 1170.168 ; free physical = 56889 ; free virtual = 195666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|s_sp_U          | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|s_ntt_red_U     | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|repeat_U0       | tmp_U/ram_reg                                                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|basemul_add_U0  | grp_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_fu_56/tmp_U/ram_reg | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_ntt_out_U     | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_shake_ep_U    | U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg                                                             | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_at_U          | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|s_ep_U          | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|s_inv_out_U     | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|k_kem_enc__GCB3 | s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg                                                     | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|gmemss_m_axi_U  | bus_write/buff_wdata/mem_reg                                                                       | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|s_pkpv_U        | U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg                                                           | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|gmembuf_m_axi_U | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|gmempk_m_axi_U  | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_pk_sha_U      | U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg                                                            | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_m_sha_U       | U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg                                                            | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|k_kem_enc__GCB5 | gmemct_m_axi_U/bus_write/buff_wdata/mem_reg                                                        | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
+----------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                           | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+
|packn_c103_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1531_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_add_U       | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c109_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_out_U       | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c110_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_6_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c111_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sub_ln1531_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_0_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_0_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c114_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_3_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_3_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c117_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_4_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_4_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c118_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_5_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_5_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c119_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_6_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_6_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c120_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_7_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_7_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sub_ln1531_loc_c128_U | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_7_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_7_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_ntt_init_U          | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_inv_merge_U         | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c121_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c116_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_2_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_2_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c115_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_1_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_1_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c102_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_0_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_0_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c108_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_1_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_1_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c107_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_2_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_2_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c106_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_3_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_3_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c105_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_4_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_4_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c104_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_5_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_5_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c100_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_k_U                 | U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg              | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c122_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_m_U                 | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c127_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c101_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|k_kem_enc__GCB3       | s_ct_orig_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg   | Implied   | 256 x 8              | RAM64M8 x 8    | 
|k_kem_enc__GCB3       | s_m_Hpk_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg     | Implied   | 256 x 8              | RAM64M8 x 8    | 
|k_kem_enc__GCB3       | packn_c126_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg | Implied   | 128 x 32             | RAM64M8 x 10   | 
|k_kem_enc__GCB3       | packn_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg    | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c112_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c123_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c124_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c125_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_U                | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|shl_ln1505_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_orig_U           | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|mul_ln1506_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c113_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1505_loc_c133_U | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|ss_c_U                | U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg              | Implied   | 128 x 64             | RAM64M8 x 20   | 
|ct_c_U                | U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg              | Implied   | 128 x 64             | RAM64M8 x 20   | 
|k_kem_enc__GCB5       | s_key_U/U_k_kem_enc_fifo_w264_d4_A_ram/mem_reg       | Implied   | 4 x 264              | RAM32M16 x 19  | 
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|k_kem_enc_mul_mul_16s_11s_27_4_1_DSP48_0          | (A2*(B:0x3fd0a)')'               | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer                               | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 27     | -      | 28     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_1                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_2                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_3                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_4                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_16s_15ns_26ns_31_4_1_DSP48_5 | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7          | (A2*B2)'                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (A2*B'')'                        | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_16s_32_4_1_DSP48_7          | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (A''*B2)'                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (A2*B'')'                        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_basemul_montgomery                      | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_5                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_6                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_11ns_28_4_1_DSP48_9         | (A2*(B:0x5a1)')'                 | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_stream_reverse_fqmul                    | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_4                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_3                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_2                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer_1                          | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_invntt_layer                            | (C:0x2000000)+((A:0x4ebf)'*B2)'  | 17     | 18     | 27     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_6                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_12s_28_4_1_DSP48_3          | (A2*B2)'                         | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_mul_16s_13s_16_4_1_DSP48_1          | (A2*(B:0x3f301)')'               | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|k_kem_enc_ntt_layer_5                             | (C'+((A:0x3ffff2ff)'*B2)')'      | 17     | 18     | 28     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_add_reduce                              | (C:0x2000000)+((A:0x4ebf)'*B'')' | 17     | 18     | 27     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_add_reduce                              | (C:0x2000000)+((A:0x4ebf)'*B'')' | 17     | 18     | 27     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|k_kem_enc_mac_muladd_5s_13s_16s_16_4_1_DSP48_6    | (C'+(A2*(B:0x3f2ff)')')'         | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_21ns_23ns_43_2_1                    | (A:0x275f6f)*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x75f6f)*B2        | 20     | 5      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc__GCB3                                   | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_enc__GCB3                                   | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_enc__GCB3                                   | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|k_kem_enc__GCB3                                   | (A:0x1dbb5)*B2                   | 18     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|k_kem_enc__GCB3                                   | (PCIN>>17)+(A:0x4eb)*B2          | 12     | 11     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | A*(B:0x1dbb5)                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|k_kem_enc_mul_27ns_29ns_49_2_1                    | (PCIN>>17)+A*(B:0x4eb)           | 18     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:04:18 . Memory (MB): peak = 4332.508 ; gain = 1170.168 ; free physical = 57040 ; free virtual = 195881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/i_78_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_78_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_78_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_78_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/i_78_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-5582] The block RAM "inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_78_4/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/i_78_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_78_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_78_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_78_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/i_78_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:49 ; elapsed = 00:05:27 . Memory (MB): peak = 4565.500 ; gain = 1403.160 ; free physical = 57503 ; free virtual = 196351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name          | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_78_2/s_ep_U   | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|s_inv_out_U          | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|k_kem_enc__GCB3      | s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg                                                     | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|gmemss_m_axi_U       | bus_write/buff_wdata/mem_reg                                                                       | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|inst/i_78_4/s_pkpv_U | U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg                                                           | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|gmembuf_m_axi_U      | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|gmempk_m_axi_U       | bus_read/buff_rdata/mem_reg                                                                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|s_pk_sha_U           | U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg                                                            | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|s_m_sha_U            | U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg                                                            | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|k_kem_enc__GCB5      | gmemct_m_axi_U/bus_write/buff_wdata/mem_reg                                                        | 256 x 9(WRITE_FIRST)   |   | R | 256 x 9(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|inst/i_78_0/s_at_U   | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_78_1/s_sp_U   | U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg                                                           | 5 K x 16(READ_FIRST)   | W |   | 5 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|s_ntt_red_U          | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|repeat_U0            | tmp_U/ram_reg                                                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|basemul_add_U0       | grp_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_fu_56/tmp_U/ram_reg | 256 x 16(WRITE_FIRST)  |   | R | 256 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_ntt_out_U          | U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg                                                            | 511 x 16(WRITE_FIRST)  |   | R | 511 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|s_shake_ep_U         | U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg                                                             | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+---------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                           | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+
|packn_c100_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_k_U                 | U_k_kem_enc_fifo_w16_d256_A_ram/mem_reg              | Implied   | 256 x 16             | RAM64M8 x 12   | 
|packn_c122_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_m_U                 | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|packn_c127_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c101_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|k_kem_enc__GCB3       | s_ct_orig_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg   | Implied   | 256 x 8              | RAM64M8 x 8    | 
|k_kem_enc__GCB3       | s_m_Hpk_U/U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg     | Implied   | 256 x 8              | RAM64M8 x 8    | 
|k_kem_enc__GCB3       | packn_c126_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg | Implied   | 128 x 32             | RAM64M8 x 10   | 
|k_kem_enc__GCB3       | packn_c_U/U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg    | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c112_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c123_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c124_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c125_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_U                | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|shl_ln1505_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_pk_orig_U           | U_k_kem_enc_fifo_w8_d200_A_ram/mem_reg               | Implied   | 256 x 8              | RAM64M8 x 8    | 
|mul_ln1506_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c113_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1505_loc_c133_U | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|ss_c_U                | U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg              | Implied   | 128 x 64             | RAM64M8 x 20   | 
|ct_c_U                | U_k_kem_enc_fifo_w64_d100_A_ram/mem_reg              | Implied   | 128 x 64             | RAM64M8 x 20   | 
|k_kem_enc__GCB5       | s_key_U/U_k_kem_enc_fifo_w264_d4_A_ram/mem_reg       | Implied   | 4 x 264              | RAM32M16 x 19  | 
|packn_c103_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|shl_ln1531_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_add_U       | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c109_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|s_basemul_out_U       | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c110_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_6_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_6_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c111_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sub_ln1531_loc_c_U    | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_0_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_0_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c114_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_3_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_3_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c117_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_4_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_4_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c118_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_5_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_5_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c119_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_6_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_6_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c120_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_7_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_7_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sub_ln1531_loc_c128_U | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_7_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_7_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_ntt_init_U          | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|s_inv_merge_U         | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c121_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|packn_c116_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_2_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_2_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c115_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|snttl_1_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|snttl_1_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c102_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_0_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_0_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c108_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_1_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_1_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c107_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_2_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_2_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c106_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_3_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_3_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c105_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_4_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_4_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|packn_c104_U          | U_k_kem_enc_fifo_w32_d100_A_ram/mem_reg              | Implied   | 128 x 32             | RAM64M8 x 10   | 
|sinvl_5_0_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
|sinvl_5_1_U           | U_k_kem_enc_fifo_w16_d128_A_ram/mem_reg              | Implied   | 128 x 16             | RAM64M8 x 6    | 
+----------------------+------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_2' (RAMB36E2_6) to 'inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_1'
INFO: [Synth 8-223] decloning instance 'inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_3' (RAMB36E2_6) to 'inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_1'
INFO: [Synth 8-7052] The timing for the instance inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_78_2/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_78_2/s_inv_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_78_3/s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_78_3/gmemss_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_78_5/gmemct_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/gmembuf_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/gmempk_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_pk_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_4/s_m_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_0/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_ntt_red_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/repeat_U0/tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_ntt_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/s_shake_ep_U/U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/zetas29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/zetas29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/zetas27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/zetas27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_75_1/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:32 ; elapsed = 00:06:32 . Memory (MB): peak = 4585.434 ; gain = 1423.094 ; free physical = 56766 ; free virtual = 195618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/kyber_sha_U0/grp_tmp_read_fu_405/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/kyber_sha_U0/grp_kyber_sha_Pipeline_VITIS_LOOP_358_4_fu_512/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/kyber_sha_U0/ap_CS_fsm_reg[4] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/kyber_sha_U0/ap_CS_fsm_reg[4]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/kyber_shake_U0/icmp_ln529_reg_1026_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/gen_at_U0/extupdate_reg_5196_reg[0] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/gen_at_U0/ap_CS_fsm_reg[2] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-7052] The timing for the instance inst/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_ep_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_inv_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_b_U/U_k_kem_enc_fifo_w16_d1088_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemss_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_pkpv_U/U_k_kem_enc_fifo_w16_d4608_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmembuf_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmempk_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_pk_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_m_sha_U/U_k_kem_enc_fifo_w8_d1600_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmemct_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_at_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_sp_U/U_k_kem_enc_fifo_w16_d6144_A_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/zetas33_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/zetas35_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_ntt_red_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/repeat_U0/tmp_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/zetas_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_ntt_out_U/U_k_kem_enc_fifo_w16_d512_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/s_shake_ep_U/U_k_kem_enc_fifo_w8_d768_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/zetas29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/zetas29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/zetas27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/zetas27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/zetas38_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:13 ; elapsed = 00:07:14 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 56463 ; free virtual = 195773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:13 ; elapsed = 00:07:15 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 56453 ; free virtual = 195767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:28 ; elapsed = 00:07:29 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 55776 ; free virtual = 195526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:28 ; elapsed = 00:07:30 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 55925 ; free virtual = 195676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:32 ; elapsed = 00:07:33 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 55858 ; free virtual = 195614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:32 ; elapsed = 00:07:34 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 55845 ; free virtual = 195601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|k_kem_enc   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_1_fu_64/ap_loop_exit_ready_pp0_iter7_reg_reg                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_2_fu_74/ap_loop_exit_ready_pp0_iter7_reg_reg                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_2_fu_74/t_reg_164_pp0_iter5_reg_reg[15]                                  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | add_reduce_U0/grp_add_reduce_Pipeline_add_reduce_1_fu_64/t_reg_150_pp0_iter5_reg_reg[15]                                  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_56/tmp_17_reg_192_pp0_iter5_reg_reg[0]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_56/icmp_ln720_reg_188_pp0_iter4_reg_reg[0]                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_U0/grp_ntt_layer_Pipeline_ntt_layer_fu_56/tmp_18_reg_196_pp0_iter4_reg_reg[15]                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/tmp_53_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/tmp_54_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/tmp_47_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_2_U0/grp_ntt_layer_2_Pipeline_ntt_layer_fu_58/tmp_48_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/tmp_41_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/tmp_42_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/tmp_35_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_4_U0/grp_ntt_layer_4_Pipeline_ntt_layer_fu_58/tmp_36_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | bar_reduce_U0/grp_bar_reduce_Pipeline_bar_reduce_fu_36/tmp_reg_137_pp0_iter4_reg_reg[15]                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | bar_reduce_U0/grp_bar_reduce_Pipeline_bar_reduce_fu_36/ap_loop_exit_ready_pp0_iter6_reg_reg                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/icmp_ln1095_reg_604_pp0_iter4_reg_reg[0]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/t_30_reg_777_pp0_iter4_reg_reg[15]         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/t_40_reg_812_pp0_iter5_reg_reg[15]         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | invntt_layer_5_U0/grp_invntt_layer_5_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | stream_reverse_fqmul_U0/grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/pr_reg_158_pp0_iter7_reg_reg[27]     | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|k_kem_enc   | stream_reverse_fqmul_U0/grp_stream_reverse_fqmul_Pipeline_stream_reverse_fqmul_fu_50/ap_loop_exit_ready_pp0_iter9_reg_reg | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_4_U0/grp_invntt_layer_4_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_2_U0/grp_invntt_layer_2_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_323_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_325_pp0_iter4_reg_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | invntt_layer_U0/grp_invntt_layer_Pipeline_invntt_layer_fu_56/icmp_ln1156_reg_325_pp0_iter4_reg_reg[0]                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/tmp_23_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/tmp_24_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|k_kem_enc   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/tmp_29_reg_237_pp0_iter5_reg_reg[0]                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/icmp_ln720_reg_228_pp0_iter4_reg_reg[0]                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|k_kem_enc   | ntt_layer_5_U0/grp_ntt_layer_5_Pipeline_ntt_layer_fu_58/tmp_30_reg_241_pp0_iter4_reg_reg[15]                              | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__1     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__7     | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__8     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__10    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__13    | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__14    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__16    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[68]      | 12     | 12         | 0      | 36      | 24     | 12     | 0      | 
|dsrl__19    | mem_reg[68]      | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__20    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[68]      | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__22    | mem_reg[15]      | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[15]      | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[63]  | 8      | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[127] | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__26    | SRL_SIG_reg[5]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[31]  | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[3]   | 256    | 256        | 256    | 0       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[49]  | 8      | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[8]   | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[34]  | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[9]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[22]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[6]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__38    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__39    | SRL_SIG_reg[17]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__40    | SRL_SIG_reg[8]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__41    | SRL_SIG_reg[30]  | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__57    | SRL_SIG_reg[22]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 1 | 
|Backward Retiming   | 0 | 
|New registers added | 1 | 
|Registers deleted   | 0 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   810|
|2     |DSP_ALU         |   121|
|4     |DSP_A_B_DATA    |   121|
|11    |DSP_C_DATA      |   121|
|13    |DSP_MULTIPLIER  |   121|
|14    |DSP_M_DATA      |   121|
|16    |DSP_OUTPUT      |   121|
|18    |DSP_PREADD      |   121|
|19    |DSP_PREADD_DATA |   121|
|20    |LUT1            |  1078|
|21    |LUT2            | 10610|
|22    |LUT3            | 10332|
|23    |LUT4            | 10496|
|24    |LUT5            | 13919|
|25    |LUT6            | 13152|
|26    |MUXF7           |  2081|
|27    |MUXF8           |   314|
|28    |RAM32M16        |    19|
|29    |RAM64M          |    72|
|30    |RAM64M8         |   552|
|31    |RAM64X1D        |    24|
|32    |RAMB18E2        |    19|
|39    |RAMB36E2        |    15|
|43    |SRL16E          |  1072|
|44    |SRLC32E         |  1433|
|45    |FDRE            | 59150|
|46    |FDSE            |   278|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:33 ; elapsed = 00:07:34 . Memory (MB): peak = 4736.191 ; gain = 1573.852 ; free physical = 55843 ; free virtual = 195600
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90773 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:10 ; elapsed = 00:07:09 . Memory (MB): peak = 4740.102 ; gain = 1132.660 ; free physical = 58929 ; free virtual = 198689
Synthesis Optimization Complete : Time (s): cpu = 00:06:38 ; elapsed = 00:07:37 . Memory (MB): peak = 4740.102 ; gain = 1577.762 ; free physical = 58944 ; free virtual = 198689
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 58964 ; free virtual = 198716
INFO: [Netlist 29-17] Analyzing 3993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/basemul_montgomery_U0/grp_basemul_montgomery_Pipeline_basemul_montgomery_fu_56/zetas_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_1_U0/grp_invntt_layer_1_Pipeline_invntt_layer_fu_56/zetas27_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_3_U0/grp_invntt_layer_3_Pipeline_invntt_layer_fu_56/zetas29_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/invntt_layer_6_U0/grp_invntt_layer_6_Pipeline_invntt_layer_fu_56/zetas32_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_1_U0/grp_ntt_layer_1_Pipeline_ntt_layer_fu_58/zetas33_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_3_U0/grp_ntt_layer_3_Pipeline_ntt_layer_fu_58/zetas35_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ntt_layer_6_U0/grp_ntt_layer_6_Pipeline_ntt_layer_fu_58/zetas38_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 58802 ; free virtual = 198641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 788 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 121 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 552 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

Synth Design complete, checksum: d3ee271f
INFO: [Common 17-83] Releasing license: Synthesis
835 Infos, 346 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:08 ; elapsed = 00:08:08 . Memory (MB): peak = 4740.102 ; gain = 2046.121 ; free physical = 59086 ; free virtual = 198973
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_enc_1_0_synth_1/pfm_dynamic_k_kem_enc_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 60025 ; free virtual = 199191
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 59590 ; free virtual = 198840
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_k_kem_enc_1_0, cache-ID = b3ae2d8920684bb2
INFO: [Coretcl 2-1174] Renamed 790 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.3/.temps/link/vivado/vpl/prj/prj.runs/pfm_dynamic_k_kem_enc_1_0_synth_1/pfm_dynamic_k_kem_enc_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 59086 ; free virtual = 198417
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_k_kem_enc_1_0_utilization_synth.rpt -pb pfm_dynamic_k_kem_enc_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4740.102 ; gain = 0.000 ; free physical = 58587 ; free virtual = 198056
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 12:52:43 2023...
