var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/SubModule/COMP_UNIT/COMP_28BIT/tb_COMP_28bit.sv","src":"`timescale 1ns/1ps\n\nmodule tb_COMP_28bit();\n\n    // ====== Signals ======\n    logic i_clk, i_rst_n;\n    logic [27:0] i_data_a;\n    logic [27:0] i_data_b;\n    logic        o_less;\n    logic        w_expect;\n\n    int test_count = 0;\n    int test_pass  = 0;\n\n    // ================= CLOCK ================= //\n    initial begin\n        i_clk = 1'b0;\n        forever #5 i_clk = ~i_clk;  // 100 MHz clock\n    end\n\n    // ====== DUT ======\n    COMP_28bit DUT (\n        .i_data_a (i_data_a),\n        .i_data_b (i_data_b),\n        .o_less   (o_less)\n    );\n\n    // ================= DUMP WAVE ================= //\n    initial begin\n        $dumpfile(\"tb_COMP_28bit.vcd\");\n        $dumpvars(0, tb_COMP_28bit);\n    end\n\n    // ====== Expected Function ======\n    function automatic logic f_expected_less(\n        input logic [27:0] a,\n        input logic [27:0] b\n    );\n        begin\n            f_expected_less = (a < b);\n        end\n    endfunction\n\n    // ====== Display Task ======\n    task automatic Display_Result(\n        string t_type,\n        input logic [27:0] t_a,\n        input logic [27:0] t_b,\n        input logic        t_less\n    );\n        begin\n            $display(\"[%s] a=%0d (%b), b=%0d (%b) => o_less=%b\",\n                t_type, t_a, t_a, t_b, t_b, t_less\n            );\n        end\n    endtask\n\n    // ====== TEST SEQUENCE ======\n    initial begin\n        $display(\"\\n=== START 28-bit COMPARATOR TEST ===\\n\");\n        i_data_a = 0;\n        i_data_b = 0;\n\n        // --- Random test cases ---\n        repeat (100) begin\n            @(posedge i_clk);\n            i_data_a = $urandom_range(0, 2**28-1);\n            i_data_b = $urandom_range(0, 2**28-1);\n            #1;\n            w_expect = f_expected_less(i_data_a, i_data_b);\n            Display_Result(\"Random\", i_data_a, i_data_b, o_less);\n            $display(\"=> %s: expect=%b, dut=%b\",\n                     (w_expect == o_less) ? \"PASS\" : \"FAIL\",\n                     w_expect, o_less);\n            test_count++;\n            if (w_expect == o_less) test_pass++;\n        end\n\n        // --- Summary ---\n        $display(\"\\n================================\");\n        $display(\"========== TEST SUMMARY ==========\");\n        $display(\"Total test cases: %6d\", test_count);\n        $display(\"Passed          : %6d\", test_pass);\n        $display(\"Failed          : %6d\", test_count - test_pass);\n        $display(\"Pass rate       : %0.2f%%\", (test_pass * 100.0) / test_count);\n        $display(\"================================\\n\");\n\n        #10;\n        $finish;\n    end\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);