Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug 21 04:50:18 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file AccQuant_cnn_timing.rpt
| Design       : AccQuant_cnn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2892 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_second/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22481 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.176        0.000                      0                 5699        0.030        0.000                      0                 5699        2.750        0.000                       0                  2223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.176        0.000                      0                 5690        0.030        0.000                      0                 5690        2.750        0.000                       0                  2223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125             clk125                   2.175        0.000                      0                    9        0.476        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[1]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[1]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[1]_rep__4/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[2]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__2/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[2]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__4/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[2]_rep__7/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[2]_rep__7/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[3]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[3]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[3]_rep__4/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[3]_rep__7/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[3]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[3]_rep__7/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 1.626ns (21.825%)  route 5.824ns (78.175%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.545    13.248    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.566    13.355    clk125_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  WADD_IMAGE_storage_reg[4]/C
                         clock pessimism              0.309    13.664    
                         clock uncertainty           -0.035    13.629    
    SLICE_X29Y36         FDRE (Setup_fdre_C_CE)      -0.205    13.424    WADD_IMAGE_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 1.626ns (21.820%)  route 5.826ns (78.180%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 13.357 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.547    13.250    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X27Y37         FDRE                                         r  WADD_IMAGE_storage_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    13.357    clk125_IBUF_BUFG
    SLICE_X27Y37         FDRE                                         r  WADD_IMAGE_storage_reg[5]_rep/C
                         clock pessimism              0.309    13.666    
                         clock uncertainty           -0.035    13.631    
    SLICE_X27Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.426    WADD_IMAGE_storage_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 1.626ns (21.820%)  route 5.826ns (78.180%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 13.357 - 8.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.700     5.798    clk125_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     6.254 r  grant_reg/Q
                         net (fo=128, routed)         1.317     7.570    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.722 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=4, routed)           0.845     8.567    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.893 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.602     9.495    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3/O
                         net (fo=22, routed)          0.748    10.367    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface2_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I3_O)        0.118    10.485 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[3]_i_1/O
                         net (fo=23, routed)          1.304    11.788    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.326    12.114 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=7, routed)           0.465    12.579    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.124    12.703 r  VexRiscv/IBusCachedPlugin_cache/WADD_IMAGE_storage[9]_i_1/O
                         net (fo=64, routed)          0.547    13.250    csr_bankarray_csrbank0_WADD_IMAGE0_re
    SLICE_X27Y37         FDRE                                         r  WADD_IMAGE_storage_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    13.357    clk125_IBUF_BUFG
    SLICE_X27Y37         FDRE                                         r  WADD_IMAGE_storage_reg[5]_rep__0/C
                         clock pessimism              0.309    13.666    
                         clock uncertainty           -0.035    13.631    
    SLICE_X27Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.426    WADD_IMAGE_storage_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 soccontroller_scratch_storage_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            csr_bankarray_interface1_bank_bus_dat_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.577     1.687    clk125_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  soccontroller_scratch_storage_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  soccontroller_scratch_storage_reg[29]/Q
                         net (fo=1, routed)           0.219     2.047    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface1_bank_bus_dat_r_reg[31][29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I1_O)        0.045     2.092 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface1_bank_bus_dat_r[29]_i_1/O
                         net (fo=1, routed)           0.000     2.092    VexRiscv_n_105
    SLICE_X29Y49         FDRE                                         r  csr_bankarray_interface1_bank_bus_dat_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.859     2.226    clk125_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  csr_bankarray_interface1_bank_bus_dat_r_reg[29]/C
                         clock pessimism             -0.256     1.969    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     2.061    csr_bankarray_interface1_bank_bus_dat_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.470%)  route 0.235ns (62.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.666    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  VexRiscv/dataCache_1_/stageA_request_data_reg[3]/Q
                         net (fo=1, routed)           0.235     2.042    VexRiscv/dataCache_1_/stageA_request_data[3]
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[3]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.070     2.010    VexRiscv/dataCache_1_/stageB_request_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 csr_bankarray_interface1_bank_bus_dat_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.937%)  route 0.219ns (54.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.592     1.702    clk125_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  csr_bankarray_interface1_bank_bus_dat_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.843 r  csr_bankarray_interface1_bank_bus_dat_r_reg[20]/Q
                         net (fo=1, routed)           0.219     2.062    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]_0[20]
    SLICE_X26Y51         LUT5 (Prop_lut5_I0_O)        0.045     2.107 r  VexRiscv/iBusWishbone_DAT_MISO_regNext[20]_i_1/O
                         net (fo=1, routed)           0.000     2.107    VexRiscv/iBusWishbone_DAT_MISO_regNext[20]_i_1_n_0
    SLICE_X26Y51         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.844     2.211    VexRiscv/clk125_IBUF_BUFG
    SLICE_X26Y51         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]/C
                         clock pessimism             -0.256     1.954    
    SLICE_X26Y51         FDSE (Hold_fdse_C_D)         0.120     2.074    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.188%)  route 0.238ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.666    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  VexRiscv/dataCache_1_/stageA_request_data_reg[1]/Q
                         net (fo=1, routed)           0.238     2.045    VexRiscv/dataCache_1_/stageA_request_data[1]
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[1]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.070     2.010    VexRiscv/dataCache_1_/stageB_request_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.925%)  route 0.201ns (61.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.557     1.667    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     1.795 r  VexRiscv/dataCache_1_/stageB_request_data_reg[28]/Q
                         net (fo=3, routed)           0.201     1.996    VexRiscv/dataCache_1__io_mem_cmd_payload_data[28]
    SLICE_X39Y47         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/clk125_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[28]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.013     1.953    VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.231%)  route 0.238ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.666    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  VexRiscv/dataCache_1_/stageA_request_data_reg[0]/Q
                         net (fo=1, routed)           0.238     2.045    VexRiscv/dataCache_1_/stageA_request_data[0]
    SLICE_X42Y48         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[0]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.059     1.999    VexRiscv/dataCache_1_/stageB_request_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.831%)  route 0.253ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.557     1.667    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  VexRiscv/dataCache_1_/stageB_request_data_reg[12]/Q
                         net (fo=3, routed)           0.253     2.061    VexRiscv/dataCache_1__io_mem_cmd_payload_data[12]
    SLICE_X39Y47         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/clk125_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[12]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.070     2.010    VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.231%)  route 0.238ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.666    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  VexRiscv/dataCache_1_/stageA_request_data_reg[4]/Q
                         net (fo=1, routed)           0.238     2.045    VexRiscv/dataCache_1_/stageA_request_data[4]
    SLICE_X42Y48         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[4]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.052     1.992    VexRiscv/dataCache_1_/stageB_request_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 csr_bankarray_interface2_bank_bus_dat_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.804%)  route 0.220ns (54.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.592     1.702    clk125_IBUF_BUFG
    SLICE_X24Y49         FDRE                                         r  csr_bankarray_interface2_bank_bus_dat_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     1.843 r  csr_bankarray_interface2_bank_bus_dat_r_reg[25]/Q
                         net (fo=1, routed)           0.220     2.063    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]_1[25]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045     2.108 r  VexRiscv/iBusWishbone_DAT_MISO_regNext[25]_i_1/O
                         net (fo=1, routed)           0.000     2.108    VexRiscv/iBusWishbone_DAT_MISO_regNext[25]_i_1_n_0
    SLICE_X29Y52         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.845     2.212    VexRiscv/clk125_IBUF_BUFG
    SLICE_X29Y52         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]/C
                         clock pessimism             -0.256     1.955    
    SLICE_X29Y52         FDSE (Hold_fdse_C_D)         0.092     2.047    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.556     1.666    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  VexRiscv/dataCache_1_/stageA_request_data_reg[2]/Q
                         net (fo=1, routed)           0.260     2.067    VexRiscv/dataCache_1_/stageA_request_data[2]
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.830     2.197    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[2]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.066     2.006    VexRiscv/dataCache_1_/stageB_request_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y8    accQuant_cnn/conv1/quant/result1_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y12  accQuant_cnn/save_data_1/mem_rstl_conv1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y22  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y22  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y26  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y26  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y23  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y23  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y18  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y43  storage_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y44  storage_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X20Y44  storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y45  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y44  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X36Y44  storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.459ns (34.429%)  route 0.874ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.836ns = ( 9.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.738     9.836    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.459    10.295 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.874    11.169    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.572    13.361    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.424    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X21Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.344    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.459ns (34.429%)  route 0.874ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.836ns = ( 9.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.738     9.836    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.459    10.295 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.874    11.169    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.572    13.361    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.424    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X21Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.344    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.459ns (34.429%)  route 0.874ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.836ns = ( 9.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.738     9.836    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.459    10.295 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.874    11.169    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.572    13.361    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.424    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X21Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.344    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.459ns (34.429%)  route 0.874ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.836ns = ( 9.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.738     9.836    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.459    10.295 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.874    11.169    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.572    13.361    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.424    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X21Y33         FDCE (Recov_fdce_C_CLR)     -0.405    13.344    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.459ns (34.429%)  route 0.874ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.836ns = ( 9.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.738     9.836    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.459    10.295 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.874    11.169    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDPE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.572    13.361    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDPE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.424    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X21Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    13.390    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.608%)  route 0.830ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 17.357 - 12.000 ) 
    Source Clock Delay      (SCD):    5.839ns = ( 9.839 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.741     9.839    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.459    10.298 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.830    11.128    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    17.357    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.424    17.781    
                         clock uncertainty           -0.035    17.745    
    SLICE_X21Y29         FDCE (Recov_fdce_C_CLR)     -0.402    17.343    accQuant_cnn/conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.608%)  route 0.830ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 17.357 - 12.000 ) 
    Source Clock Delay      (SCD):    5.839ns = ( 9.839 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.741     9.839    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.459    10.298 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.830    11.128    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    17.357    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.424    17.781    
                         clock uncertainty           -0.035    17.745    
    SLICE_X21Y29         FDCE (Recov_fdce_C_CLR)     -0.402    17.343    accQuant_cnn/conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.608%)  route 0.830ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 17.357 - 12.000 ) 
    Source Clock Delay      (SCD):    5.839ns = ( 9.839 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.741     9.839    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.459    10.298 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.830    11.128    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    17.357    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.424    17.781    
                         clock uncertainty           -0.035    17.745    
    SLICE_X21Y29         FDCE (Recov_fdce_C_CLR)     -0.402    17.343    accQuant_cnn/conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.289ns  (logic 0.459ns (35.608%)  route 0.830ns (64.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 17.357 - 12.000 ) 
    Source Clock Delay      (SCD):    5.839ns = ( 9.839 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.741     9.839    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.459    10.298 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.830    11.128    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        1.568    17.357    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.424    17.781    
                         clock uncertainty           -0.035    17.745    
    SLICE_X21Y29         FDCE (Recov_fdce_C_CLR)     -0.402    17.343    accQuant_cnn/conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.431%)  route 0.278ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 5.697 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.587     5.697    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.146     5.843 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.278     6.121    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.853     6.220    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.730    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.085     5.645    accQuant_cnn/conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.431%)  route 0.278ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 5.697 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.587     5.697    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.146     5.843 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.278     6.121    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.853     6.220    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.730    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.085     5.645    accQuant_cnn/conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.431%)  route 0.278ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 5.697 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.587     5.697    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.146     5.843 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.278     6.121    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.853     6.220    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.730    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.085     5.645    accQuant_cnn/conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.431%)  route 0.278ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 5.697 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.587     5.697    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.146     5.843 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.278     6.121    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X21Y29         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.853     6.220    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.730    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.085     5.645    accQuant_cnn/conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             4.546ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk125 rise@0.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.590%)  route 0.383ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.584     5.694    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.146     5.840 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.383     6.223    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.857     2.224    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.490     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk125 rise@0.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.590%)  route 0.383ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.584     5.694    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.146     5.840 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.383     6.223    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.857     2.224    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.490     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk125 rise@0.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.590%)  route 0.383ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.584     5.694    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.146     5.840 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.383     6.223    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.857     2.224    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism             -0.490     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk125 rise@0.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.590%)  route 0.383ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.584     5.694    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.146     5.840 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.383     6.223    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.857     2.224    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism             -0.490     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.549ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk125 rise@0.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.590%)  route 0.383ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.584     5.694    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.146     5.840 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.383     6.223    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X21Y33         FDPE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=2226, routed)        0.857     2.224    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X21Y33         FDPE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.490     1.734    
                         clock uncertainty            0.035     1.769    
    SLICE_X21Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  4.549    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     1.258 (r) | FAST    |     0.645 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     1.012 (r) | FAST    |     0.995 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     15.719 (r) | SLOW    |      5.497 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.824 | SLOW    |         3.352 | SLOW    |         2.694 | SLOW    |         7.387 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



