Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx25-2-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\latch.v" into library work
Parsing module <latch>.
Parsing module <SRf1>.
Parsing module <ready_ff>.
Analyzing Verilog file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\kcpsm6.v" into library work
Parsing module <kcpsm6>.
Analyzing Verilog file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\ipcore_dir\BRAM.v" into library work
Parsing module <BRAM>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\UART.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\rs_232.vhd" into library work
Parsing entity <rs_232>.
Parsing architecture <Behavioral> of entity <rs_232>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_out_demux.vhd" into library work
Parsing entity <PICO_OUT>.
Parsing architecture <BEH> of entity <pico_out>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\PICO_CODE.vhd" into library work
Parsing package <jtag_loader_pkg>.
Parsing package body <jtag_loader_pkg>.
Parsing entity <PICO_CODE>.
Parsing architecture <low_level_definition> of entity <pico_code>.
Parsing entity <jtag_loader_6>.
Parsing architecture <Behavioral> of entity <jtag_loader_6>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" into library work
Parsing entity <control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\top.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <control> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module kcpsm6

Elaborating module <kcpsm6(hwbuild='b0,interrupt_vector='b01111111111,scratch_pad_memory_size=64)>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111111101010101010100000000000000000000111011101110)>.

Elaborating module <FD>.

Elaborating module <LUT6_2(INIT=64'b010000011000000000000101100000000110001000000000001001100)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000000000000100000000000)>.

Elaborating module <LUT6(INIT=64'b01100101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100110000110011111111110000000010000000100000001000000010000000)>.

Elaborating module <LUT6(INIT=64'b0101101000111100111111111111111100000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011101110111000000100111011100000000000000000000001000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111100000000000000000000000000000010001111111111)>.

Elaborating module <LUT6(INIT=64'b1111111111111111111111111111111100000000000001000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111111111111000100000000000000000000000000000010000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01111001010000000000000000000000100001000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111011100001000000000000000000000000000000000000000111100000000)>.

Elaborating module <LUT6_2(INIT=64'b1101000000000000000000000000000000000010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b01001111110011111100000000000100001111011111001110)>.

Elaborating module <LUT6_2(INIT=64'b1100000011001100000000000000000010100000101010100000000000000000)>.

Elaborating module <FDR>.

Elaborating module <LUT6_2(INIT=64'b1000000000000000000000000000000000100000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0100000000000000000000000000000000000001000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b010000000000000100000000000000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1010110010101100111111110000000011111111000000001111111100000000)>.

Elaborating module <XORCY>.

Elaborating module <LUT6_2(INIT=64'b010000111011110000000000000000000)>.

Elaborating module <MUXCY>.

Elaborating module <LUT6(INIT=64'b0110100110010110100101100110100110010110011010010110100110010110)>.

Elaborating module <LUT6(INIT=64'b1111111111111111101010101100110011110000111100001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b011001100110011101010101100110011110000101010100000000000000000)>.

Elaborating module <FDRE>.

Elaborating module <LUT6_2(INIT=64'b1010001010000000000000000000000000000000111100000000000011110000)>.

Elaborating module <LUT6_2(INIT=64'b01)>.

Elaborating module <LUT6_2(INIT=64'b0110100000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111101111111111000000000000000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111100110011110011000000111100000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000001111111111001100110011001111000000000000)>.

Elaborating module <LUT6(INIT=64'b010101010000000000000000011001100110011001111000000000000)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.

Elaborating module <LUT6_2(INIT=64'b010101001010011010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0101010001001010010101010101010101010101010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b0110100101101001011011101000101011001100110011000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1011111110111100100011111000110010110011101100001000001110000000)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <RAM64M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
Back to vhdl to continue elaboration

Elaborating entity <PICO_CODE> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <jtag_loader_6> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" Line 227: usb_data should be on the sensitivity list of the process

Elaborating entity <PICO_OUT> (architecture <BEH>) with generics from library <work>.

Elaborating entity <rs_232> (architecture <Behavioral>) from library <work>.

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
Going to verilog side to elaborate module latch

Elaborating module <latch(SIZE=8)>.

Elaborating module <FDE(INIT=1'b0)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module SRf1

Elaborating module <SRf1>.

Elaborating module <FDC(INIT=1'b0)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
Going to verilog side to elaborate module latch
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" Line 152: Net <interrupt> does not have a driver.
WARNING:HDLCompiler:634 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" Line 154: Net <sleep> does not have a driver.
Going to verilog side to elaborate module BRAM

Elaborating module <BRAM>.
WARNING:HDLCompiler:1499 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\ipcore_dir\BRAM.v" Line 39: Empty module <BRAM> remains a black box.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\top.vhd".
WARNING:Xst:647 - Input <SYSTEM_CLK_100MHZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\top.vhd" line 174: Output port <tx_232> of the instance <Inst_control> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <control>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd".
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" line 183: Output port <k_write_strobe> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" line 183: Output port <read_strobe> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" line 183: Output port <interrupt_ack> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" line 257: Output port <rx_data> of the instance <Inst_rs_232> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_control.vhd" line 257: Output port <rx_strobe> of the instance <Inst_rs_232> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <interrupt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sleep> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <in_port>.
    Found 1-bit tristate buffer for signal <usb_data<7>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<6>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<5>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<4>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<3>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<2>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<1>> created at line 218
    Found 1-bit tristate buffer for signal <usb_data<0>> created at line 218
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <usb_data_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   7 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <control> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\kcpsm6.v".
        hwbuild = 8'b00000000
        interrupt_vector = 12'b001111111111
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <PICO_CODE>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\PICO_CODE.vhd".
        C_FAMILY = "S6"
        C_RAM_SIZE_KWORDS = 1
        C_JTAG_LOADER_ENABLE = 1
    Summary:
	no macro.
Unit <PICO_CODE> synthesized.

Synthesizing Unit <jtag_loader_6>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\PICO_CODE.vhd".
        C_JTAG_LOADER_ENABLE = 1
        C_FAMILY = "S6"
        C_NUM_PICOBLAZE = 1
        C_BRAM_MAX_ADDR_WIDTH = 10
        C_PICOBLAZE_INSTRUCTION_DATA_WIDTH = 18
        C_JTAG_CHAIN = 2
        C_ADDR_WIDTH_0 = 10
        C_ADDR_WIDTH_1 = 10
        C_ADDR_WIDTH_2 = 10
        C_ADDR_WIDTH_3 = 10
        C_ADDR_WIDTH_4 = 10
        C_ADDR_WIDTH_5 = 10
        C_ADDR_WIDTH_6 = 10
        C_ADDR_WIDTH_7 = 10
    Found 1-bit register for signal <bram_ce>.
    Found 1-bit register for signal <jtag_we_int>.
    Found 10-bit register for signal <jtag_addr_int>.
    Found 18-bit register for signal <jtag_din_int>.
    Found 8-bit register for signal <control_dout_int>.
    Found 1-bit register for signal <picoblaze_reset_int>.
    Found 1-bit register for signal <control_reg_ce>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <jtag_loader_6> synthesized.

Synthesizing Unit <PICO_OUT>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\pico_out_demux.vhd".
        bus_width = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <PICO_OUT> synthesized.

Synthesizing Unit <rs_232>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\rs_232.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\rs_232.vhd" line 82: Output port <tx_ready> of the instance <Inst_basic_uart> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rs_232> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\UART.vhd".
        DIVISOR = 78
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 1-bit register for signal <tx_state_ready>.
    Found 7-bit register for signal <sample_counter>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 7-bit adder for signal <sample_counter[6]_GND_84_o_add_1_OUT> created at line 77.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_84_o_add_14_OUT> created at line 127.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_84_o_add_19_OUT> created at line 130.
    Found 4-bit adder for signal <tx_state_counter[3]_GND_84_o_add_40_OUT> created at line 180.
    Found 4-bit subtractor for signal <GND_84_o_GND_84_o_sub_34_OUT<3:0>> created at line 177.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <basic_uart> synthesized.

Synthesizing Unit <latch>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\latch.v".
        SIZE = 8
    Summary:
	no macro.
Unit <latch> synthesized.

Synthesizing Unit <SRf1>.
    Related source file is "E:\KITCODE\sp6_lpddr_v1\pico_ddr_bram_ftdififo\latch.v".
    Summary:
	no macro.
Unit <SRf1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 8
 10-bit register                                       : 1
 18-bit register                                       : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BRAM.ngc>.
Loading core <BRAM> for timing and area information for instance <Inst_BRAM>.
WARNING:Xst:1710 - FF/Latch <rx_state_bits_7> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_6> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_5> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_4> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_3> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_2> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_1> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_state_bits_0> (without init value) has a constant value of 0 in block <Inst_basic_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <rx_state_bits<7:0>> (without init value) have a constant value of 0 in block <basic_uart>.

Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <tx_state_counter>: 1 register on signal <tx_state_counter>.
The following registers are absorbed into counter <tx_state_nbits>: 1 register on signal <tx_state_nbits>.
Unit <basic_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 201
 Flip-Flops                                            : 201
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 38
 16-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <control_dout_int_1> in Unit <jtag_loader_6> is equivalent to the following 3 FFs/Latches, which will be removed : <control_dout_int_2> <control_dout_int_5> <control_dout_int_6> 

Optimizing unit <kcpsm6> ...

Optimizing unit <latch> ...

Optimizing unit <TOP> ...

Optimizing unit <jtag_loader_6> ...

Optimizing unit <basic_uart> ...
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_counter_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_counter_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_counter_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_counter_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample_counter_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_nbits_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_nbits_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_nbits_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_nbits_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_bits_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_fsm_state> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/tx_state_ready> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_control/Inst_rs_232/Inst_basic_uart/sample> of sequential type is unconnected in block <TOP>.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <Inst_control/processor/sync_interrupt_flop> in Unit <TOP> is equivalent to the following FF/Latch : <Inst_control/processor/sync_sleep_flop> 
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 186
 Flip-Flops                                            : 186

=========================================================================
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_interrupt_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/processor/sync_sleep_flop> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[7].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[6].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[5].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[4].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[3].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[2].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[1].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_control/Inst_rs_232/Inst_latch/sreggen[0].FDCE_f1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 13
#      LUT5                        : 20
#      LUT6                        : 48
#      LUT6_2                      : 50
#      MUXCY                       : 29
#      VCC                         : 2
#      XORCY                       : 27
# FlipFlops/Latches                : 196
#      FD                          : 57
#      FDC                         : 1
#      FDE                         : 91
#      FDR                         : 25
#      FDRE                        : 14
#      LD_1                        : 8
# RAMS                             : 13
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      IOBUF                       : 8
#      OBUF                        : 10
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             188  out of  30064     0%  
 Number of Slice LUTs:                  160  out of  15032     1%  
    Number used as Logic:               136  out of  15032     0%  
    Number used as Memory:               24  out of   3664     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    263
   Number with an unused Flip Flop:      75  out of    263    28%  
   Number with an unused LUT:           103  out of    263    39%  
   Number of fully used LUT-FF pairs:    85  out of    263    32%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  21  out of    226     9%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                7  out of     52    13%  
    Number using Block RAM only:          7
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                                                                                                                | Load  |
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
N0                                                                           | NONE(Inst_control/Inst_rs_232/Inst_SRf1/FDC_f1)                                                                                      | 1     |
CLOCK_12MHZ                                                                  | BUFGP                                                                                                                                | 163   |
Inst_control/out_port_no<12>(Inst_control/Inst_PICO_OUT/Mmux_OUT_PORT_NO41:O)| NONE(*)(Inst_control/usb_data_in_0)                                                                                                  | 8     |
Inst_control/program_rom/jtag_clk                                            | NONE(Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7)                                              | 7     |
Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck          | BUFG                                                                                                                                 | 31    |
Inst_BRAM/N1                                                                 | NONE(Inst_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)| 6     |
-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.961ns (Maximum Frequency: 111.595MHz)
   Minimum input arrival time before clock: 3.259ns
   Maximum output required time after clock: 9.721ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_12MHZ'
  Clock period: 8.961ns (frequency: 111.595MHz)
  Total number of paths / destination ports: 9410 / 451
-------------------------------------------------------------------------
Delay:               8.961ns (Levels of Logic = 9)
  Source:            Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       Inst_control/processor/internal_reset_flop (FF)
  Source Clock:      CLOCK_12MHZ rising
  Destination Clock: CLOCK_12MHZ rising

  Data Path: Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom to Inst_control/processor/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   2.100   1.181  Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom (Inst_control/instruction<12>)
     LUT6_2:I0->O6         2   0.710   0.725  Inst_control/processor/move_type_lut (Inst_control/processor/move_type)
     LUT6_2:I2->O6         5   0.710   0.840  Inst_control/processor/push_pop_lut (Inst_control/processor/push_stack)
     LUT6_2:I2->O6         1   0.710   0.000  Inst_control/processor/stack_loop[0].lsb_stack.stack_pointer_lut (Inst_control/processor/half_pointer_value<0>)
     MUXCY:S->O            1   0.215   0.000  Inst_control/processor/stack_loop[0].lsb_stack.stack_muxcy (Inst_control/processor/stack_pointer_carry<0>)
     MUXCY:CI->O           1   0.023   0.000  Inst_control/processor/stack_loop[1].upper_stack.stack_muxcy (Inst_control/processor/stack_pointer_carry<1>)
     MUXCY:CI->O           1   0.023   0.000  Inst_control/processor/stack_loop[2].upper_stack.stack_muxcy (Inst_control/processor/stack_pointer_carry<2>)
     MUXCY:CI->O           1   0.023   0.000  Inst_control/processor/stack_loop[3].upper_stack.stack_muxcy (Inst_control/processor/stack_pointer_carry<3>)
     MUXCY:CI->O           1   0.235   0.681  Inst_control/processor/stack_loop[4].upper_stack.stack_muxcy (Inst_control/processor/stack_pointer_carry<4>)
     LUT6_2:I2->O6         1   0.710   0.000  Inst_control/processor/reset_lut (Inst_control/processor/internal_reset_value)
     FD:D                      0.074          Inst_control/processor/internal_reset_flop
    ----------------------------------------
    Total                      8.961ns (5.534ns logic, 3.427ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_control/program_rom/jtag_clk'
  Clock period: 2.049ns (frequency: 488.043MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.049ns (Levels of Logic = 1)
  Source:            Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Destination:       Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Source Clock:      Inst_control/program_rom/jtag_clk rising
  Destination Clock: Inst_control/program_rom/jtag_clk rising

  Data Path: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 to Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0)
     LUT5:I0->O            1   0.254   0.000  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot)
     FD:D                      0.074          Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
    ----------------------------------------
    Total                      2.049ns (0.853ns logic, 1.196ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Clock period: 3.944ns (frequency: 253.550MHz)
  Total number of paths / destination ports: 110 / 48
-------------------------------------------------------------------------
Delay:               3.944ns (Levels of Logic = 2)
  Source:            Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (FF)
  Destination:       Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Source Clock:      Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck rising
  Destination Clock: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 to Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.525   1.442  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0)
     LUT3:I1->O            8   0.250   1.399  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/Mmux_din_load11 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/din_load)
     LUT6:I0->O            1   0.254   0.000  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/mux191 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int[17]_bram_dout_int[17]_mux_3_OUT<10>)
     FDE:D                     0.074          Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_10
    ----------------------------------------
    Total                      3.944ns (1.103ns logic, 2.841ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_12MHZ'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.614ns (Levels of Logic = 2)
  Source:            txe_n (PAD)
  Destination:       Inst_control/in_port_0 (FF)
  Destination Clock: CLOCK_12MHZ rising

  Data Path: txe_n to Inst_control/in_port_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.958  txe_n_IBUF (txe_n_IBUF)
     LUT6:I2->O            1   0.254   0.000  Inst_control/Mmux_port_id[3]_X_8_o_wide_mux_2_OUT11 (Inst_control/port_id[3]_X_8_o_wide_mux_2_OUT<0>)
     FD:D                      0.074          Inst_control/in_port_0
    ----------------------------------------
    Total                      2.614ns (1.656ns logic, 0.958ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_control/out_port_no<12>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            usb_data<0> (PAD)
  Destination:       Inst_control/usb_data_in_0 (LATCH)
  Destination Clock: Inst_control/out_port_no<12> rising

  Data Path: usb_data<0> to Inst_control/usb_data_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.681  usb_data_0_IOBUF (N7)
     LD_1:D                    0.036          Inst_control/usb_data_in_0
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_control/program_rom/jtag_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.863ns (Levels of Logic = 1)
  Source:            Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL (PAD)
  Destination:       Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7 (FF)
  Destination Clock: Inst_control/program_rom/jtag_clk rising

  Data Path: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL to Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL    21   0.000   1.310  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid)
     LUT3:I2->O            5   0.254   0.840  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_3_o_inv1 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_3_o_inv)
     FDR:R                     0.459          Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_0
    ----------------------------------------
    Total                      2.863ns (0.713ns logic, 2.150ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 86 / 50
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:CAPTURE (PAD)
  Destination:       Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination Clock: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:CAPTURE to Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:CAPTURE   12   0.000   1.297  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/capture)
     LUT3:I0->O            8   0.235   1.399  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/Mmux_din_load11 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/din_load)
     LUT6:I0->O            1   0.254   0.000  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/mux191 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int[17]_bram_dout_int[17]_mux_3_OUT<10>)
     FDE:D                     0.074          Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_10
    ----------------------------------------
    Total                      3.259ns (0.563ns logic, 2.696ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_12MHZ'
  Total number of paths / destination ports: 46 / 18
-------------------------------------------------------------------------
Offset:              9.721ns (Levels of Logic = 3)
  Source:            Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       rd_n (PAD)
  Source Clock:      CLOCK_12MHZ rising

  Data Path: Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom to rd_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   2.100   1.181  Inst_control/program_rom/ram_1k_generate.s6.kcpsm6_rom (Inst_control/instruction<12>)
     LUT6_2:I4->O5        28   0.710   1.883  Inst_control/processor/data_path_loop[0].output_data.sy_kk_mux_lut (Inst_control/port_id<0>)
     LUT5:I0->O            1   0.254   0.681  Inst_control/rd_n_buff1 (rd_n_OBUF)
     OBUF:I->O                 2.912          rd_n_OBUF (rd_n)
    ----------------------------------------
    Total                      9.721ns (5.976ns logic, 3.745ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 0)
  Source:            Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination:       Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO (PAD)
  Source Clock:      Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 to Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17)
    BSCAN_SPARTAN6:TDO         0.000          Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst
    ----------------------------------------
    Total                      1.206ns (0.525ns logic, 0.681ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_12MHZ
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLOCK_12MHZ                      |    8.961|         |         |         |
Inst_control/out_port_no<12>     |    1.591|         |         |         |
Inst_control/program_rom/jtag_clk|    2.074|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck|    3.944|         |         |         |
Inst_control/program_rom/jtag_clk                                  |    3.540|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_control/program_rom/jtag_clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
Inst_control/program_rom/instantiate_loader.jtag_loader_6_inst/drck|    3.337|         |         |         |
Inst_control/program_rom/jtag_clk                                  |    2.049|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_12MHZ    |    7.268|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.82 secs
 
--> 

Total memory usage is 244840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  162 (   0 filtered)
Number of infos    :   10 (   0 filtered)

