#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 27 21:36:36 2024
# Process ID: 25868
# Current directory: D:/github_project/zyqn/zyqn/ov5640_hdmi_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33632 D:\github_project\zyqn\zyqn\ov5640_hdmi_2\ov5640_hdmi_2.xpr
# Log file: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/ov5640_hdmi_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/github_project/zyqn/zyqn/25_ov5640_hdmi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_vdma_0_0
design_1_v_tc_0_0
design_1_v_axi4s_vid_out_0_0
design_1_axi_smc_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_auto_pc_0

open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.312 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Successfully read diagram <design_1> from block design file <D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.238 ; gain = 50.926
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_vdma_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_ps7_0_axi_periph_0 design_1_v_tc_0_0}] -log ip_upgrade.log
Upgrading 'D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_0 (AXI SmartConnect 1.0) from revision 10 to revision 14
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 6 to revision 10
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_1_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 10 to revision 11
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sof_state_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_axi4s_vid_out_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HSTART' from '640' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HEND' from '695' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HSTART' from '640' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HEND' from '640' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HSTART' from '695' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HEND' from '695' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HSTART' from '640' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HEND' from '640' to '1280' has been ignored for IP 'design_1_v_tc_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_v_tc_0_0 from Video Timing Controller 6.1 to Video Timing Controller 6.2, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sof_state'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_v_tc_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/github_project/zyqn/zyqn/ov5640_hdmi_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_v_tc_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/github_project/zyqn/zyqn/ov5640_hdmi_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\github_project\zyqn\zyqn\ov5640_hdmi_2\ov5640_hdmi_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.277 ; gain = 79.480
export_ip_user_files -of_objects [get_ips {design_1_axi_vdma_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_ps7_0_axi_periph_0 design_1_v_tc_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\github_project\zyqn\zyqn\ov5640_hdmi_2\ov5640_hdmi_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
Exporting to file d:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_capture_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVI_Transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 1727.773 ; gain = 314.496
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dynclk_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_ov5640_capture_data_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_DVI_Transmitter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_axi_dynclk_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_ov5640_capture_data_0_1_synth_1 design_1_DVI_Transmitter_0_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
[Fri Dec 27 21:38:46 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_ov5640_capture_data_0_1_synth_1, design_1_DVI_Transmitter_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_ov5640_capture_data_0_1_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_ov5640_capture_data_0_1_synth_1/runme.log
design_1_DVI_Transmitter_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_DVI_Transmitter_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.ip_user_files/sim_scripts -ip_user_files_dir D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.ip_user_files -ipstatic_source_dir D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.cache/compile_simlib/modelsim} {questa=D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.cache/compile_simlib/questa} {riviera=D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.cache/compile_simlib/riviera} {activehdl=D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Fri Dec 27 21:40:33 2024] Launched design_1_axi_vdma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/synth_1/runme.log
[Fri Dec 27 21:40:34 2024] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1755.355 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Fri Dec 27 21:40:58 2024] Launched design_1_axi_vdma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/synth_1/runme.log
[Fri Dec 27 21:40:58 2024] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/ov5640_hdmi_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1893.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2656.906 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2656.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2656.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 115 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2773.637 ; gain = 1018.281
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2890.016 ; gain = 116.379
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/ov5640_hdmi_2/vitis/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/vitis/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/ov5640_hdmi_2/vitis/design_1_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 22:29:39 2024...
