module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    wire a_1,a_2,a_3,a_4 //4 and gates
    assign a_1 = p1a&&p1b&&p1c;
    assign a_2 = p1d&&p1e&&p1f;
    assign p1y = a_1||a_2; //or1
    assign a_3 = p2a&&p2b;
    assign a_4 = p2c&&p2d;
    assign p2y = a_3||a_4; //or2
    
endmodule
