Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 14 18:26:16 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 436 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.857        0.000                      0                 1163        0.058        0.000                      0                 1163        3.000        0.000                       0                   442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.857        0.000                      0                 1163        0.133        0.000                      0                 1163        4.500        0.000                       0                   438  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.858        0.000                      0                 1163        0.133        0.000                      0                 1163        4.500        0.000                       0                   438  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.857        0.000                      0                 1163        0.058        0.000                      0                 1163  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.857        0.000                      0                 1163        0.058        0.000                      0                 1163  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.931ns (18.286%)  route 4.160ns (81.714%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.296     4.383    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.097     4.480 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.240     4.720    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)       -0.001     9.577    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[2]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.931ns (19.115%)  route 3.939ns (80.885%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.315     4.402    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.097     4.499 r  udm/udm_controller/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.499    udm/udm_controller/counter[1]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.070     9.648    udm/udm_controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[4]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.737ns (16.070%)  route 3.849ns (83.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.510     4.215    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
                         clock pessimism              0.366     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.388    udm/udm_controller/tx_sendbyte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  5.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.373    udm/udm_controller/csr_rdata_reg[15][3]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.328 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    udm_n_78
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.460    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.569    -0.595    udm/uart_tx/clk_out1
    SLICE_X11Y67         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.364    udm/uart_tx/in13[2]
    SLICE_X10Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/uart_tx/databuf[2]
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.838    -0.835    udm/uart_tx/clk_out1
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.121    -0.461    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.350%)  route 0.109ns (43.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.572    udm/uart_rx/clk_out1
    SLICE_X3Y73          FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.109    -0.322    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.811    udm/uart_rx/clk_out1
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.083    -0.476    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.076%)  route 0.160ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[21]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102    -0.440    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.034%)  route 0.160ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[28]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.440    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][8]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_73
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.092    -0.459    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.341    udm/udm_controller/csr_rdata_reg[15][6]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm_n_75
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.460    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.339    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm_n_81
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.460    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_70
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091    -0.461    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.601    -0.563    clk_gen
    SLICE_X5Y61          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.099    -0.323    testmem_resp_dly
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.872    -0.801    clk_gen
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.254    -0.547    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.052    -0.495    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y12     testmem/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y62      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y61      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y60      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      LED_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/rx_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60      LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y72      udm/uart_tx/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y67      udm/udm_controller/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      udm/udm_controller/timeout_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      udm/udm_controller/timeout_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      udm/udm_controller/timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      udm/udm_controller/timeout_counter_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.931ns (18.286%)  route 4.160ns (81.714%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.296     4.383    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.097     4.480 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.240     4.720    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.579    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)       -0.001     9.578    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.578    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.372    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.372    udm/udm_controller/tx_sendbyte_reg[2]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.372    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.931ns (19.115%)  route 3.939ns (80.885%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.315     4.402    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.097     4.499 r  udm/udm_controller/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.499    udm/udm_controller/counter[1]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.579    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.070     9.649    udm/udm_controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.649    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.403    udm/udm_controller/tx_sendbyte_reg[4]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.403    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.403    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.403    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.737ns (16.070%)  route 3.849ns (83.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.510     4.215    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
                         clock pessimism              0.366     9.613    
                         clock uncertainty           -0.074     9.539    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.389    udm/udm_controller/tx_sendbyte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  5.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.373    udm/udm_controller/csr_rdata_reg[15][3]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.328 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    udm_n_78
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.460    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.569    -0.595    udm/uart_tx/clk_out1
    SLICE_X11Y67         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.364    udm/uart_tx/in13[2]
    SLICE_X10Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/uart_tx/databuf[2]
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.838    -0.835    udm/uart_tx/clk_out1
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.121    -0.461    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.350%)  route 0.109ns (43.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.572    udm/uart_rx/clk_out1
    SLICE_X3Y73          FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.109    -0.322    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.811    udm/uart_rx/clk_out1
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.083    -0.476    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.076%)  route 0.160ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[21]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102    -0.440    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.034%)  route 0.160ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[28]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.440    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][8]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_73
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.092    -0.459    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.341    udm/udm_controller/csr_rdata_reg[15][6]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm_n_75
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.460    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.339    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm_n_81
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.460    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_70
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091    -0.461    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.601    -0.563    clk_gen
    SLICE_X5Y61          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.099    -0.323    testmem_resp_dly
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.872    -0.801    clk_gen
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.254    -0.547    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.052    -0.495    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y12     testmem/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y62      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y61      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y60      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      LED_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/rx_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60      LED_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y72      udm/uart_tx/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      udm/udm_controller/tr_length_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y67      udm/udm_controller/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      udm/udm_controller/timeout_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      udm/udm_controller/timeout_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      udm/udm_controller/timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      udm/udm_controller/timeout_counter_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.931ns (18.286%)  route 4.160ns (81.714%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.296     4.383    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.097     4.480 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.240     4.720    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)       -0.001     9.577    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[2]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.931ns (19.115%)  route 3.939ns (80.885%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.315     4.402    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.097     4.499 r  udm/udm_controller/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.499    udm/udm_controller/counter[1]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.070     9.648    udm/udm_controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[4]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.737ns (16.070%)  route 3.849ns (83.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.510     4.215    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
                         clock pessimism              0.366     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.388    udm/udm_controller/tx_sendbyte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  5.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.373    udm/udm_controller/csr_rdata_reg[15][3]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.328 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    udm_n_78
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.386    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.569    -0.595    udm/uart_tx/clk_out1
    SLICE_X11Y67         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.364    udm/uart_tx/in13[2]
    SLICE_X10Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/uart_tx/databuf[2]
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.838    -0.835    udm/uart_tx/clk_out1
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.350%)  route 0.109ns (43.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.572    udm/uart_rx/clk_out1
    SLICE_X3Y73          FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.109    -0.322    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.811    udm/uart_rx/clk_out1
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.083    -0.402    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.076%)  route 0.160ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[21]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102    -0.366    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.034%)  route 0.160ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[28]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.366    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][8]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_73
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.092    -0.385    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.341    udm/udm_controller/csr_rdata_reg[15][6]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm_n_75
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.386    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.339    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm_n_81
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.386    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_70
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091    -0.387    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.601    -0.563    clk_gen
    SLICE_X5Y61          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.099    -0.323    testmem_resp_dly
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.872    -0.801    clk_gen
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.052    -0.421    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.931ns (18.286%)  route 4.160ns (81.714%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.296     4.383    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.097     4.480 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.240     4.720    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)       -0.001     9.577    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[2]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.737ns (15.662%)  route 3.969ns (84.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.629     4.334    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_CE)      -0.150     9.371    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.931ns (19.115%)  route 3.939ns (80.885%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 9.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.056     3.161    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.239     3.400 f  udm/udm_controller/counter[1]_i_7/O
                         net (fo=1, routed)           0.590     3.990    udm/udm_controller/counter[1]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.097     4.087 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.315     4.402    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I4_O)        0.097     4.499 r  udm/udm_controller/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.499    udm/udm_controller/counter[1]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.209     9.305    udm/udm_controller/clk_out1
    SLICE_X6Y68          FDRE                                         r  udm/udm_controller/counter_reg[1]/C
                         clock pessimism              0.348     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.070     9.648    udm/udm_controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[4]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[4]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[5]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[5]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.737ns (15.988%)  route 3.873ns (84.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.533     4.238    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDRE (Setup_fdre_C_CE)      -0.119     9.402    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.737ns (16.070%)  route 3.849ns (83.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.246    -0.371    reset_sync/clk_out1
    SLICE_X8Y72          FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDPE (Prop_fdpe_C_Q)         0.393     0.022 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=160, routed)         1.978     2.000    reset_sync/Q[0]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.105     2.105 f  reset_sync/FSM_sequential_state[2]_i_1/O
                         net (fo=80, routed)          1.362     3.466    udm/udm_controller/bus_we_o_reg_2
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.239     3.705 r  udm/udm_controller/tx_sendbyte[7]_i_2/O
                         net (fo=8, routed)           0.510     4.215    udm/udm_controller/tx_sendbyte[7]_i_2_n_0
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X9Y66          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
                         clock pessimism              0.366     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.388    udm/udm_controller/tx_sendbyte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  5.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.373    udm/udm_controller/csr_rdata_reg[15][3]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.328 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    udm_n_78
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.386    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.569    -0.595    udm/uart_tx/clk_out1
    SLICE_X11Y67         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.364    udm/uart_tx/in13[2]
    SLICE_X10Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/uart_tx/databuf[2]
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.838    -0.835    udm/uart_tx/clk_out1
    SLICE_X10Y67         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.121    -0.387    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.350%)  route 0.109ns (43.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.592    -0.572    udm/uart_rx/clk_out1
    SLICE_X3Y73          FDRE                                         r  udm/uart_rx/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  udm/uart_rx/clk_counter_reg[4]/Q
                         net (fo=4, routed)           0.109    -0.322    udm/uart_rx/clk_counter_reg_n_0_[4]
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.862    -0.811    udm/uart_rx/clk_out1
    SLICE_X2Y73          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[1]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.083    -0.402    udm/uart_rx/bitperiod_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.076%)  route 0.160ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[21]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102    -0.366    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 testmem_udm_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.034%)  route 0.160ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.573    -0.591    clk_gen
    SLICE_X8Y61          FDRE                                         r  testmem_udm_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  testmem_udm_wdata_reg[28]/Q
                         net (fo=1, routed)           0.160    -0.283    testmem/DIADI[28]
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.877    -0.796    testmem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.102    -0.366    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][8]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_73
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.092    -0.385    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.341    udm/udm_controller/csr_rdata_reg[15][6]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm_n_75
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.092    -0.386    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.600    -0.564    clk_gen
    SLICE_X4Y62          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.339    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X5Y62          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm_n_81
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.870    -0.803    clk_gen
    SLICE_X5Y62          FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.091    -0.386    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.599    -0.565    clk_gen
    SLICE_X4Y63          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.340    udm/udm_controller/csr_rdata_reg[15][11]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  udm/udm_controller/csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm_n_70
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.869    -0.804    clk_gen
    SLICE_X5Y63          FDRE                                         r  csr_rdata_reg[11]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.091    -0.387    csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 testmem_resp_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem_resp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.601    -0.563    clk_gen
    SLICE_X5Y61          FDRE                                         r  testmem_resp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  testmem_resp_dly_reg/Q
                         net (fo=1, routed)           0.099    -0.323    testmem_resp_dly
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=436, routed)         0.872    -0.801    clk_gen
    SLICE_X6Y61          FDRE                                         r  testmem_resp_reg/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.052    -0.421    testmem_resp_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.098    





