#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdf5dc7c0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f3fb9990018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdf612a80 .functor BUFZ 1, o0x7f3fb9990018, C4<0>, C4<0>, C4<0>;
v0x7fffdf5d0e70_0 .net "A", 0 0, o0x7f3fb9990018;  0 drivers
v0x7fffdf5d11c0_0 .net "Y", 0 0, L_0x7fffdf612a80;  1 drivers
S_0x7fffdf5d5910 .scope module, "BancoPruebasParaleloSerial_verde" "BancoPruebasParaleloSerial_verde" 3 6;
 .timescale 0 0;
v0x7fffdf612180_0 .net "clk32_f", 0 0, v0x7fffdf611c80_0;  1 drivers
v0x7fffdf612240_0 .net "clk4_f", 0 0, v0x7fffdf611d20_0;  1 drivers
v0x7fffdf612300_0 .net "data_out", 0 0, v0x7fffdf5de4b0_0;  1 drivers
v0x7fffdf6123f0_0 .net "data_out_estruct", 0 0, v0x7fffdf6102d0_0;  1 drivers
v0x7fffdf612490_0 .net "reset", 0 0, v0x7fffdf611f50_0;  1 drivers
v0x7fffdf612580_0 .net "valid_in", 0 0, v0x7fffdf612040_0;  1 drivers
S_0x7fffdf5d81a0 .scope module, "conductual" "ParaleloSerial_verde" 3 20, 4 1 0, S_0x7fffdf5d5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk4_f"
    .port_info 1 /INPUT 1 "clk32_f"
    .port_info 2 /INPUT 1 "valid_in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "data_out"
v0x7fffdf5d14b0_0 .net "clk32_f", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf5de890_0 .net "clk4_f", 0 0, v0x7fffdf611d20_0;  alias, 1 drivers
v0x7fffdf5de4b0_0 .var "data_out", 0 0;
v0x7fffdf5ddda0_0 .net "reset", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf5dd620_0 .var "selector", 2 0;
v0x7fffdf5f8a60_0 .net "valid_in", 0 0, v0x7fffdf612040_0;  alias, 1 drivers
E_0x7fffdf5bf7b0 .event posedge, v0x7fffdf5d14b0_0;
S_0x7fffdf5d9e70 .scope module, "estructural" "ParaleloSerial_verde_estruct" 3 41, 5 5 0, S_0x7fffdf5d5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk4_f"
    .port_info 1 /INPUT 1 "clk32_f"
    .port_info 2 /INPUT 1 "valid_in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "data_out_estruct"
v0x7fffdf6103e0_0 .net "_00_", 0 0, L_0x7fffdf6142d0;  1 drivers
v0x7fffdf610480_0 .net "_01_", 0 0, L_0x7fffdf6141b0;  1 drivers
v0x7fffdf610590_0 .net "_02_", 0 0, L_0x7fffdf6139a0;  1 drivers
v0x7fffdf610680_0 .net "_03_", 0 0, L_0x7fffdf615140;  1 drivers
v0x7fffdf610770_0 .net "_04_", 0 0, L_0x7fffdf612b10;  1 drivers
v0x7fffdf6108b0_0 .net "_05_", 0 0, L_0x7fffdf612cb0;  1 drivers
v0x7fffdf610950_0 .net "_06_", 0 0, L_0x7fffdf612e90;  1 drivers
v0x7fffdf6109f0_0 .net "_07_", 0 0, L_0x7fffdf613230;  1 drivers
v0x7fffdf610ae0_0 .net "_08_", 0 0, L_0x7fffdf6134e0;  1 drivers
v0x7fffdf610c10_0 .net "_09_", 0 0, L_0x7fffdf613760;  1 drivers
v0x7fffdf610d00_0 .net "_10_", 0 0, L_0x7fffdf613ac0;  1 drivers
v0x7fffdf610da0_0 .net "_11_", 0 0, L_0x7fffdf613d30;  1 drivers
v0x7fffdf610e90_0 .net "_12_", 0 0, L_0x7fffdf614000;  1 drivers
v0x7fffdf610f80_0 .net "_13_", 0 0, L_0x7fffdf614670;  1 drivers
v0x7fffdf611070_0 .net "_14_", 0 0, L_0x7fffdf614820;  1 drivers
v0x7fffdf611160_0 .net "_15_", 0 0, L_0x7fffdf6149f0;  1 drivers
v0x7fffdf611250_0 .net "_16_", 0 0, L_0x7fffdf614b10;  1 drivers
v0x7fffdf611340_0 .net "_17_", 0 0, L_0x7fffdf614f00;  1 drivers
v0x7fffdf611430_0 .net "clk32_f", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf6114d0_0 .net "clk4_f", 0 0, v0x7fffdf611d20_0;  alias, 1 drivers
v0x7fffdf611570_0 .net "data_out_estruct", 0 0, v0x7fffdf6102d0_0;  alias, 1 drivers
v0x7fffdf611610_0 .net "reset", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf6116d0_0 .net "selector", 2 0, L_0x7fffdf6151d0;  1 drivers
v0x7fffdf6117b0_0 .net "valid_in", 0 0, v0x7fffdf612040_0;  alias, 1 drivers
L_0x7fffdf612d60 .part L_0x7fffdf6151d0, 1, 1;
L_0x7fffdf612f90 .part L_0x7fffdf6151d0, 0, 1;
L_0x7fffdf6130d0 .part L_0x7fffdf6151d0, 1, 1;
L_0x7fffdf6132f0 .part L_0x7fffdf6151d0, 2, 1;
L_0x7fffdf613550 .part L_0x7fffdf6151d0, 2, 1;
L_0x7fffdf613bc0 .part L_0x7fffdf6151d0, 0, 1;
L_0x7fffdf613df0 .part L_0x7fffdf6151d0, 0, 1;
L_0x7fffdf614390 .part L_0x7fffdf6151d0, 0, 1;
L_0x7fffdf614730 .part L_0x7fffdf6151d0, 2, 1;
L_0x7fffdf614b80 .part L_0x7fffdf6151d0, 2, 1;
L_0x7fffdf614cd0 .part L_0x7fffdf6151d0, 1, 1;
L_0x7fffdf6151d0 .concat8 [ 1 1 1 0], v0x7fffdf60f410_0, v0x7fffdf60f910_0, v0x7fffdf60fdf0_0;
S_0x7fffdf5f8c30 .scope module, "_18_" "NOT" 5 36, 2 8 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdf612b10 .functor NOT 1, v0x7fffdf611f50_0, C4<0>, C4<0>, C4<0>;
v0x7fffdf5f8dd0_0 .net "A", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf5f8e90_0 .net "Y", 0 0, L_0x7fffdf612b10;  alias, 1 drivers
S_0x7fffdf5f8f90 .scope module, "_19_" "NOT" 5 40, 2 8 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdf612cb0 .functor NOT 1, L_0x7fffdf612d60, C4<0>, C4<0>, C4<0>;
v0x7fffdf609210_0 .net "A", 0 0, L_0x7fffdf612d60;  1 drivers
v0x7fffdf6092b0_0 .net "Y", 0 0, L_0x7fffdf612cb0;  alias, 1 drivers
S_0x7fffdf6093d0 .scope module, "_20_" "NAND" 5 44, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf612e00 .functor AND 1, L_0x7fffdf612f90, L_0x7fffdf6130d0, C4<1>, C4<1>;
L_0x7fffdf612e90 .functor NOT 1, L_0x7fffdf612e00, C4<0>, C4<0>, C4<0>;
v0x7fffdf609620_0 .net "A", 0 0, L_0x7fffdf612f90;  1 drivers
v0x7fffdf6096e0_0 .net "B", 0 0, L_0x7fffdf6130d0;  1 drivers
v0x7fffdf6097a0_0 .net "Y", 0 0, L_0x7fffdf612e90;  alias, 1 drivers
v0x7fffdf609870_0 .net *"_s0", 0 0, L_0x7fffdf612e00;  1 drivers
S_0x7fffdf6099d0 .scope module, "_21_" "NOR" 5 49, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf6131c0 .functor OR 1, L_0x7fffdf6132f0, L_0x7fffdf612e90, C4<0>, C4<0>;
L_0x7fffdf613230 .functor NOT 1, L_0x7fffdf6131c0, C4<0>, C4<0>, C4<0>;
v0x7fffdf609bf0_0 .net "A", 0 0, L_0x7fffdf6132f0;  1 drivers
v0x7fffdf609cd0_0 .net "B", 0 0, L_0x7fffdf612e90;  alias, 1 drivers
v0x7fffdf609dc0_0 .net "Y", 0 0, L_0x7fffdf613230;  alias, 1 drivers
v0x7fffdf609e90_0 .net *"_s0", 0 0, L_0x7fffdf6131c0;  1 drivers
S_0x7fffdf609fb0 .scope module, "_22_" "NAND" 5 54, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf613470 .functor AND 1, L_0x7fffdf613550, L_0x7fffdf612e90, C4<1>, C4<1>;
L_0x7fffdf6134e0 .functor NOT 1, L_0x7fffdf613470, C4<0>, C4<0>, C4<0>;
v0x7fffdf60a220_0 .net "A", 0 0, L_0x7fffdf613550;  1 drivers
v0x7fffdf60a300_0 .net "B", 0 0, L_0x7fffdf612e90;  alias, 1 drivers
v0x7fffdf60a410_0 .net "Y", 0 0, L_0x7fffdf6134e0;  alias, 1 drivers
v0x7fffdf60a4b0_0 .net *"_s0", 0 0, L_0x7fffdf613470;  1 drivers
S_0x7fffdf60a5f0 .scope module, "_23_" "NOR" 5 59, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf613640 .functor OR 1, v0x7fffdf611f50_0, L_0x7fffdf613230, C4<0>, C4<0>;
L_0x7fffdf613760 .functor NOT 1, L_0x7fffdf613640, C4<0>, C4<0>, C4<0>;
v0x7fffdf60a810_0 .net "A", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf60a920_0 .net "B", 0 0, L_0x7fffdf613230;  alias, 1 drivers
v0x7fffdf60a9e0_0 .net "Y", 0 0, L_0x7fffdf613760;  alias, 1 drivers
v0x7fffdf60aa80_0 .net *"_s0", 0 0, L_0x7fffdf613640;  1 drivers
S_0x7fffdf60aba0 .scope module, "_24_" "NAND" 5 64, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf6137f0 .functor AND 1, L_0x7fffdf6134e0, L_0x7fffdf613760, C4<1>, C4<1>;
L_0x7fffdf6139a0 .functor NOT 1, L_0x7fffdf6137f0, C4<0>, C4<0>, C4<0>;
v0x7fffdf60adc0_0 .net "A", 0 0, L_0x7fffdf6134e0;  alias, 1 drivers
v0x7fffdf60aeb0_0 .net "B", 0 0, L_0x7fffdf613760;  alias, 1 drivers
v0x7fffdf60af80_0 .net "Y", 0 0, L_0x7fffdf6139a0;  alias, 1 drivers
v0x7fffdf60b050_0 .net *"_s0", 0 0, L_0x7fffdf6137f0;  1 drivers
S_0x7fffdf60b170 .scope module, "_25_" "NAND" 5 69, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf613a30 .functor AND 1, L_0x7fffdf613bc0, L_0x7fffdf612cb0, C4<1>, C4<1>;
L_0x7fffdf613ac0 .functor NOT 1, L_0x7fffdf613a30, C4<0>, C4<0>, C4<0>;
v0x7fffdf60b390_0 .net "A", 0 0, L_0x7fffdf613bc0;  1 drivers
v0x7fffdf60b470_0 .net "B", 0 0, L_0x7fffdf612cb0;  alias, 1 drivers
v0x7fffdf60b560_0 .net "Y", 0 0, L_0x7fffdf613ac0;  alias, 1 drivers
v0x7fffdf60b630_0 .net *"_s0", 0 0, L_0x7fffdf613a30;  1 drivers
S_0x7fffdf60b750 .scope module, "_26_" "NOR" 5 74, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf613ca0 .functor OR 1, L_0x7fffdf613df0, L_0x7fffdf612cb0, C4<0>, C4<0>;
L_0x7fffdf613d30 .functor NOT 1, L_0x7fffdf613ca0, C4<0>, C4<0>, C4<0>;
v0x7fffdf60b9b0_0 .net "A", 0 0, L_0x7fffdf613df0;  1 drivers
v0x7fffdf60ba90_0 .net "B", 0 0, L_0x7fffdf612cb0;  alias, 1 drivers
v0x7fffdf60bba0_0 .net "Y", 0 0, L_0x7fffdf613d30;  alias, 1 drivers
v0x7fffdf60bc40_0 .net *"_s0", 0 0, L_0x7fffdf613ca0;  1 drivers
S_0x7fffdf60bd80 .scope module, "_27_" "NOR" 5 79, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf613ee0 .functor OR 1, v0x7fffdf611f50_0, L_0x7fffdf613d30, C4<0>, C4<0>;
L_0x7fffdf614000 .functor NOT 1, L_0x7fffdf613ee0, C4<0>, C4<0>, C4<0>;
v0x7fffdf60bfa0_0 .net "A", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf60c060_0 .net "B", 0 0, L_0x7fffdf613d30;  alias, 1 drivers
v0x7fffdf60c150_0 .net "Y", 0 0, L_0x7fffdf614000;  alias, 1 drivers
v0x7fffdf60c220_0 .net *"_s0", 0 0, L_0x7fffdf613ee0;  1 drivers
S_0x7fffdf60c340 .scope module, "_28_" "NAND" 5 84, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf614090 .functor AND 1, L_0x7fffdf613ac0, L_0x7fffdf614000, C4<1>, C4<1>;
L_0x7fffdf6141b0 .functor NOT 1, L_0x7fffdf614090, C4<0>, C4<0>, C4<0>;
v0x7fffdf60c560_0 .net "A", 0 0, L_0x7fffdf613ac0;  alias, 1 drivers
v0x7fffdf60c650_0 .net "B", 0 0, L_0x7fffdf614000;  alias, 1 drivers
v0x7fffdf60c720_0 .net "Y", 0 0, L_0x7fffdf6141b0;  alias, 1 drivers
v0x7fffdf60c7f0_0 .net *"_s0", 0 0, L_0x7fffdf614090;  1 drivers
S_0x7fffdf60c910 .scope module, "_29_" "NOR" 5 89, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf614240 .functor OR 1, v0x7fffdf611f50_0, L_0x7fffdf614390, C4<0>, C4<0>;
L_0x7fffdf6142d0 .functor NOT 1, L_0x7fffdf614240, C4<0>, C4<0>, C4<0>;
v0x7fffdf60cb30_0 .net "A", 0 0, v0x7fffdf611f50_0;  alias, 1 drivers
v0x7fffdf60cc80_0 .net "B", 0 0, L_0x7fffdf614390;  1 drivers
v0x7fffdf60cd40_0 .net "Y", 0 0, L_0x7fffdf6142d0;  alias, 1 drivers
v0x7fffdf60ce10_0 .net *"_s0", 0 0, L_0x7fffdf614240;  1 drivers
S_0x7fffdf60cf70 .scope module, "_30_" "NOR" 5 94, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf6145e0 .functor OR 1, L_0x7fffdf614730, v0x7fffdf612040_0, C4<0>, C4<0>;
L_0x7fffdf614670 .functor NOT 1, L_0x7fffdf6145e0, C4<0>, C4<0>, C4<0>;
v0x7fffdf60d140_0 .net "A", 0 0, L_0x7fffdf614730;  1 drivers
v0x7fffdf60d220_0 .net "B", 0 0, v0x7fffdf612040_0;  alias, 1 drivers
v0x7fffdf60d310_0 .net "Y", 0 0, L_0x7fffdf614670;  alias, 1 drivers
v0x7fffdf60d3e0_0 .net *"_s0", 0 0, L_0x7fffdf6145e0;  1 drivers
S_0x7fffdf60d500 .scope module, "_31_" "NOT" 5 99, 2 8 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdf614820 .functor NOT 1, L_0x7fffdf614670, C4<0>, C4<0>, C4<0>;
v0x7fffdf60d6d0_0 .net "A", 0 0, L_0x7fffdf614670;  alias, 1 drivers
v0x7fffdf60d7c0_0 .net "Y", 0 0, L_0x7fffdf614820;  alias, 1 drivers
S_0x7fffdf60d8c0 .scope module, "_32_" "NOR" 5 103, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf6148d0 .functor OR 1, L_0x7fffdf613ac0, L_0x7fffdf614820, C4<0>, C4<0>;
L_0x7fffdf6149f0 .functor NOT 1, L_0x7fffdf6148d0, C4<0>, C4<0>, C4<0>;
v0x7fffdf60dae0_0 .net "A", 0 0, L_0x7fffdf613ac0;  alias, 1 drivers
v0x7fffdf60dbf0_0 .net "B", 0 0, L_0x7fffdf614820;  alias, 1 drivers
v0x7fffdf60dcb0_0 .net "Y", 0 0, L_0x7fffdf6149f0;  alias, 1 drivers
v0x7fffdf60dd80_0 .net *"_s0", 0 0, L_0x7fffdf6148d0;  1 drivers
S_0x7fffdf60dea0 .scope module, "_33_" "NAND" 5 108, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf614a80 .functor AND 1, L_0x7fffdf614b80, L_0x7fffdf614cd0, C4<1>, C4<1>;
L_0x7fffdf614b10 .functor NOT 1, L_0x7fffdf614a80, C4<0>, C4<0>, C4<0>;
v0x7fffdf60e0c0_0 .net "A", 0 0, L_0x7fffdf614b80;  1 drivers
v0x7fffdf60e1a0_0 .net "B", 0 0, L_0x7fffdf614cd0;  1 drivers
v0x7fffdf60e260_0 .net "Y", 0 0, L_0x7fffdf614b10;  alias, 1 drivers
v0x7fffdf60e330_0 .net *"_s0", 0 0, L_0x7fffdf614a80;  1 drivers
S_0x7fffdf60e490 .scope module, "_34_" "NAND" 5 113, 2 14 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf614d70 .functor AND 1, L_0x7fffdf612b10, L_0x7fffdf614b10, C4<1>, C4<1>;
L_0x7fffdf614f00 .functor NOT 1, L_0x7fffdf614d70, C4<0>, C4<0>, C4<0>;
v0x7fffdf60e6b0_0 .net "A", 0 0, L_0x7fffdf612b10;  alias, 1 drivers
v0x7fffdf60e7a0_0 .net "B", 0 0, L_0x7fffdf614b10;  alias, 1 drivers
v0x7fffdf60e870_0 .net "Y", 0 0, L_0x7fffdf614f00;  alias, 1 drivers
v0x7fffdf60e940_0 .net *"_s0", 0 0, L_0x7fffdf614d70;  1 drivers
S_0x7fffdf60ea60 .scope module, "_35_" "NOR" 5 118, 2 20 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdf614f90 .functor OR 1, L_0x7fffdf6149f0, L_0x7fffdf614f00, C4<0>, C4<0>;
L_0x7fffdf615140 .functor NOT 1, L_0x7fffdf614f90, C4<0>, C4<0>, C4<0>;
v0x7fffdf60ec80_0 .net "A", 0 0, L_0x7fffdf6149f0;  alias, 1 drivers
v0x7fffdf60ed70_0 .net "B", 0 0, L_0x7fffdf614f00;  alias, 1 drivers
v0x7fffdf60ee40_0 .net "Y", 0 0, L_0x7fffdf615140;  alias, 1 drivers
v0x7fffdf60ef10_0 .net *"_s0", 0 0, L_0x7fffdf614f90;  1 drivers
S_0x7fffdf60f030 .scope module, "_36_" "DFF" 5 124, 2 26 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdf60f250_0 .net "C", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf60f340_0 .net "D", 0 0, L_0x7fffdf6142d0;  alias, 1 drivers
v0x7fffdf60f410_0 .var "Q", 0 0;
S_0x7fffdf60f520 .scope module, "_37_" "DFF" 5 130, 2 26 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdf60f740_0 .net "C", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf60f850_0 .net "D", 0 0, L_0x7fffdf6141b0;  alias, 1 drivers
v0x7fffdf60f910_0 .var "Q", 0 0;
S_0x7fffdf60fa20 .scope module, "_38_" "DFF" 5 136, 2 26 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdf60fc40_0 .net "C", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf60fd00_0 .net "D", 0 0, L_0x7fffdf6139a0;  alias, 1 drivers
v0x7fffdf60fdf0_0 .var "Q", 0 0;
S_0x7fffdf60ff00 .scope module, "_39_" "DFF" 5 142, 2 26 0, S_0x7fffdf5d9e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdf610120_0 .net "C", 0 0, v0x7fffdf611c80_0;  alias, 1 drivers
v0x7fffdf6101e0_0 .net "D", 0 0, L_0x7fffdf615140;  alias, 1 drivers
v0x7fffdf6102d0_0 .var "Q", 0 0;
S_0x7fffdf611b00 .scope module, "probador" "Probador_ParaleloSerial_verde" 3 29, 6 1 0, S_0x7fffdf5d5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_out"
    .port_info 1 /INPUT 1 "data_out_estruct"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "clk4_f"
    .port_info 4 /OUTPUT 1 "clk32_f"
    .port_info 5 /OUTPUT 1 "valid_in"
v0x7fffdf611c80_0 .var "clk32_f", 0 0;
v0x7fffdf611d20_0 .var "clk4_f", 0 0;
v0x7fffdf611dc0_0 .net "data_out", 0 0, v0x7fffdf5de4b0_0;  alias, 1 drivers
v0x7fffdf611e60_0 .net "data_out_estruct", 0 0, v0x7fffdf6102d0_0;  alias, 1 drivers
v0x7fffdf611f50_0 .var "reset", 0 0;
v0x7fffdf612040_0 .var "valid_in", 0 0;
E_0x7fffdf611a20 .event posedge, v0x7fffdf5de890_0;
S_0x7fffdf5d7550 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f3fb99919f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdf612640_0 .net "C", 0 0, o0x7f3fb99919f8;  0 drivers
o0x7f3fb9991a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdf612700_0 .net "D", 0 0, o0x7f3fb9991a28;  0 drivers
v0x7fffdf6127c0_0 .var "Q", 0 0;
o0x7f3fb9991a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdf612860_0 .net "R", 0 0, o0x7f3fb9991a88;  0 drivers
o0x7f3fb9991ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdf612920_0 .net "S", 0 0, o0x7f3fb9991ab8;  0 drivers
E_0x7fffdf6119e0 .event posedge, v0x7fffdf612860_0, v0x7fffdf612920_0, v0x7fffdf612640_0;
    .scope S_0x7fffdf5d81a0;
T_0 ;
    %wait E_0x7fffdf5bf7b0;
    %load/vec4 v0x7fffdf5ddda0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdf5f8a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffdf5dd620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0x7fffdf5f8a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0x7fffdf5dd620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf5de4b0_0, 0;
    %load/vec4 v0x7fffdf5dd620_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffdf5dd620_0, 0;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
T_0.13 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdf611b00;
T_1 ;
    %vpi_call 6 8 "$dumpfile", "ParaleloSerial_verde.vcd" {0 0 0};
    %vpi_call 6 9 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf612040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf611f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf611f50_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %wait E_0x7fffdf5bf7b0;
    %wait E_0x7fffdf5bf7b0;
    %wait E_0x7fffdf5bf7b0;
    %wait E_0x7fffdf5bf7b0;
    %wait E_0x7fffdf5bf7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf611f50_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf612040_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %wait E_0x7fffdf611a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf612040_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %wait E_0x7fffdf611a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf612040_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf612040_0, 0, 1;
    %wait E_0x7fffdf611a20;
    %wait E_0x7fffdf611a20;
    %vpi_call 6 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffdf611b00;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf611d20_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fffdf611b00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf611c80_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fffdf611b00;
T_4 ;
    %delay 16, 0;
    %load/vec4 v0x7fffdf611d20_0;
    %inv;
    %assign/vec4 v0x7fffdf611d20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdf611b00;
T_5 ;
    %delay 2, 0;
    %load/vec4 v0x7fffdf611c80_0;
    %inv;
    %assign/vec4 v0x7fffdf611c80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdf60f030;
T_6 ;
    %wait E_0x7fffdf5bf7b0;
    %load/vec4 v0x7fffdf60f340_0;
    %assign/vec4 v0x7fffdf60f410_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffdf60f520;
T_7 ;
    %wait E_0x7fffdf5bf7b0;
    %load/vec4 v0x7fffdf60f850_0;
    %assign/vec4 v0x7fffdf60f910_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdf60fa20;
T_8 ;
    %wait E_0x7fffdf5bf7b0;
    %load/vec4 v0x7fffdf60fd00_0;
    %assign/vec4 v0x7fffdf60fdf0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffdf60ff00;
T_9 ;
    %wait E_0x7fffdf5bf7b0;
    %load/vec4 v0x7fffdf6101e0_0;
    %assign/vec4 v0x7fffdf6102d0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffdf5d7550;
T_10 ;
    %wait E_0x7fffdf6119e0;
    %load/vec4 v0x7fffdf612920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf6127c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffdf612860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf6127c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffdf612700_0;
    %assign/vec4 v0x7fffdf6127c0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "BancoPruebas_ParaleloSerial_verde.v";
    "./ParaleloSerial_verde.v";
    "./ParaleloSerial_verde_estruct.v";
    "./Probador_ParaleloSerial_verde.v";
