# Analog-CMOS-VLSI-Design
- 130nm Technology Library
- Vg: 0V to 1.2V (step size of 0.01V)
- Length: 130nm to 580nm (step size of 40nm)
- Width : 3000um
- Vds : 0.4V
## NMOS Techplots
### Vd = 0.4v, Vs = 0v, Vds = 0.4v
### 1. gm*ro vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/NMOS/Figure_1.png)
### 2. Id/W vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/NMOS/Figure_2.png)
### 3. ft vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/NMOS/Figure_3.png)


## PMOS Techplots
### Vs = 1.2v, Vd = 0.8v, Vsd = 0.4v
### 1. gm*ro vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/PMOS/Figure_4.png)
### 2. Id/W vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/PMOS/Figure_5.png)
### 3. ft vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/4cf48a619d83d985ecb23e9f989f12bb2f5433d1/Techplots/PMOS/Figure_6.png)
