$date
	Tue Oct 08 19:26:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$var reg 1 & en $end
$scope module uut $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 & en $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
x"
x!
$end
#5
1%
#10
0%
1#
#15
1!
0"
1%
#20
0%
0&
0#
1$
#25
1%
#30
0%
1&
0$
#35
1%
#40
0%
1$
#45
0!
1"
1%
#50
0%
0$
#55
1%
#60
0%
#65
1%
#70
0%
#75
1%
