// Seed: 254297069
module module_0 ();
  initial id_1 = 1'b0;
  assign module_1.id_2 = 0;
  assign id_2 = id_1;
  wand id_3, id_4 = -1, id_5;
  wire id_6;
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0
);
  wor id_2, id_3;
  assign id_2 = id_3;
  initial if (id_0) @(posedge id_3 or posedge -1);
  supply1 id_4, id_5;
  id_6(
      id_3, -1'b0, id_5 / id_3
  );
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
