// Seed: 1478817354
primitive id_8(id_5, id_3, id_8, id_4);
  input id_11;
  output id_12;
  table
    ? ? 0 : 1;
    0 : 0;
    1 0 ? n 1 0 ? 1 1 0 ? : 0;
  endtable
endprimitive
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2;
  assign id_2 = id_2;
  wire id_3;
  string id_4, id_5;
  assign id_4 = "";
  always if ("") id_3[1] <= id_2;
endmodule
module module_1 (
    input id_0,
    output id_1
    , id_11,
    input logic id_2,
    output id_3
    , id_12,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input logic id_9,
    output id_10
);
  logic   id_13;
  integer id_14;
endmodule
