Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Apr 11 20:52:20 2022
| Host         : VM2060-ustclz running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file SglCirCPU_control_sets_placed.rpt
| Design       : SglCirCPU
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           39 |
| No           | No                    | Yes                    |              51 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|          Clock Signal         |                                           Enable Signal                                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                | cpu/alu/out0_r[4]_i_3_1                                                                          | rst_IBUF         |                1 |              1 |
|  clk_cpu_BUFG                 |                                                                                                  |                  |                2 |              4 |
|  clk_IBUF_BUFG                | cpu/alu/E[0]                                                                                     | rst_IBUF         |                1 |              5 |
|  cpu/control/jalr_reg_i_2_n_3 |                                                                                                  |                  |                2 |              6 |
|  clk_IBUF_BUFG                |                                                                                                  |                  |                3 |             15 |
|  clk_IBUF_BUFG                |                                                                                                  | rst_IBUF         |                7 |             23 |
|  clk_cpu_BUFG                 |                                                                                                  | rst_IBUF         |               14 |             28 |
|  clk_IBUF_BUFG                | cpu/alu/out0_r[4]_i_3_0[0]                                                                       | rst_IBUF         |               17 |             32 |
|  n_0_65_BUFG                  |                                                                                                  |                  |               21 |             32 |
|  n_1_234_BUFG                 |                                                                                                  |                  |               11 |             32 |
|  clk_cpu_BUFG                 | cpu/Data_Memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk_cpu_BUFG                 | cpu/Data_Memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk_cpu_BUFG                 | cpu/control/RegWrite                                                                             |                  |               18 |            144 |
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


