// Seed: 1022198156
module module_0 ();
  wire id_2, id_3;
  assign module_1.type_2 = 0;
  tri id_4, id_5;
  logic [7:0] id_6;
  assign id_6[1 : 1'd0] = 1'b0;
  id_7(
      .id_0(id_4), .id_1(id_1)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4
    , id_7,
    input wor id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_7 = 1'b0;
endmodule
