;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, @10
	ADD -203, <-130
	SPL 0, <-22
	SUB @-127, 100
	SUB -1, <-20
	SUB @-127, 100
	SUB #72, @200
	SLT 0, 0
	JMN 0, 1
	JMN 0, 1
	SUB -1, <-20
	JMN 2, 6
	SUB @-0, 32
	SUB @-0, 32
	JMN 2, 6
	JMN <121, 103
	ADD 210, 63
	ADD 210, 63
	CMP -207, <-120
	ADD 210, 60
	SUB @-0, 32
	JMN 2, 6
	JMN 2, 6
	SUB @-0, 32
	SLT -130, 9
	SUB @121, 106
	SUB @-127, 100
	SUB #72, @200
	SLT -0, 900
	ADD @130, 9
	SUB @121, 106
	SUB #72, @200
	ADD 210, 60
	CMP -207, <-120
	MOV -7, <-20
	ADD 210, 60
	SPL 0, <-22
	SPL 0, <-101
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
	SUB #2, 6
	MOV -7, <-20
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #272, @201
	DJN 0, <-22
	SLT 721, @-0
	MOV -7, <-20
	JMN 60, @0
	JMN 60, @0
	SUB @-127, 100
	ADD 200, @0
	CMP 12, @10
	JMN 60, @0
	ADD -1, <60
	SUB @21, 102
	SLT 103, 0
	MOV @640, <-760
	JMN @12, #200
	CMP 210, 2
	SUB #72, @200
	SUB 12, @10
	SLT @640, <700
	DJN <141, 109
	ADD @197, 100
	SUB @197, 100
	SUB @-127, 100
	CMP 12, @10
	SPL -100, -600
	SUB 103, 0
	SUB 1, <-1
	ADD @130, 9
	CMP 12, @10
	CMP 12, @10
	SUB 100, -100
	SUB 2, @17
	JMN 12, <10
	SUB #72, @200
	SUB -207, <-120
	ADD #270, <1
	ADD #270, <1
	CMP 30, 0
	JMP 1, @-41
	ADD #270, <1
	SLT 721, 0
	SPL 0, <-22
	SUB -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	CMP -207, <-120
