// Seed: 1533204032
module module_0 ();
  initial begin
    id_1 <= id_1;
    id_1 = 1;
    id_1 = id_1;
  end
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
  initial id_3 = 1 - 1;
endmodule
module module_2 (
    input wor id_0
);
  assign id_2 = {1'b0, id_2 - id_0, id_0, 1};
  module_0();
  wire id_3;
  always begin
    $display(1, id_0);
  end
endmodule
