Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,10389
design__instance__area,72114.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,68
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,158
design__max_cap_violation__count__corner:nom_tt_025C_1v80,201
power__internal__total,0.7739278078079224
power__switching__total,1.6902987957000732
power__leakage__total,7.954884040373145E-8
power__total,2.464226722717285
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5451762529061476
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5743533589076915
timing__hold__ws__corner:nom_tt_025C_1v80,0.37463022633340287
timing__setup__ws__corner:nom_tt_025C_1v80,58.681917874802146
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.374630
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,553
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,158
design__max_cap_violation__count__corner:nom_ss_100C_1v60,202
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7729543890392563
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8069598551114503
timing__hold__ws__corner:nom_ss_100C_1v60,0.9971894703336742
timing__setup__ws__corner:nom_ss_100C_1v60,39.87073539731941
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.997189
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,158
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,201
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.44242447069283136
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.46906979628184076
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15088386522824687
timing__setup__ws__corner:nom_ff_n40C_1v95,59.032950865191275
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.150884
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,907
design__max_fanout_violation__count,158
design__max_cap_violation__count,266
clock__skew__worst_hold,-0.4321086666343222
clock__skew__worst_setup,0.4540020432545123
timing__hold__ws,0.14205126366143347
timing__setup__ws,39.256133677073194
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.142051
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,10389
design__instance__area__stdcell,72114.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.238457
design__instance__utilization__stdcell,0.238457
design__instance__count__class:buffer,1
design__instance__count__class:inverter,217
design__instance__count__class:sequential_cell,254
design__instance__count__class:multi_input_combinational_cell,4250
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,22818
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,589017
design__violations,0
design__instance__count__class:timing_repair_buffer,605
design__instance__count__class:clock_buffer,29
design__instance__count__class:clock_inverter,20
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,22
antenna__violating__nets,85
antenna__violating__pins,110
route__antenna_violation__count,85
antenna_diodes_count,614
design__instance__count__class:antenna_cell,614
route__net,6643
route__net__special,2
route__drc_errors__iter:1,10454
route__wirelength__iter:1,741569
route__drc_errors__iter:2,5095
route__wirelength__iter:2,734507
route__drc_errors__iter:3,4703
route__wirelength__iter:3,730654
route__drc_errors__iter:4,1159
route__wirelength__iter:4,731412
route__drc_errors__iter:5,254
route__wirelength__iter:5,731358
route__drc_errors__iter:6,1
route__wirelength__iter:6,731292
route__drc_errors__iter:7,0
route__wirelength__iter:7,731291
route__drc_errors,0
route__wirelength,731291
route__vias,67688
route__vias__singlecut,67688
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,1669.13
timing__unannotated_net__count__corner:nom_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,19
design__max_fanout_violation__count__corner:min_tt_025C_1v80,158
design__max_cap_violation__count__corner:min_tt_025C_1v80,133
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5313870605057133
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5556867345775307
timing__hold__ws__corner:min_tt_025C_1v80,0.3611218093438371
timing__setup__ws__corner:min_tt_025C_1v80,58.71573970998087
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.361122
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,303
design__max_fanout_violation__count__corner:min_ss_100C_1v60,158
design__max_cap_violation__count__corner:min_ss_100C_1v60,133
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.744425542280125
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7724369140728433
timing__hold__ws__corner:min_ss_100C_1v60,0.9679808339973393
timing__setup__ws__corner:min_ss_100C_1v60,40.61469142626914
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.967981
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,158
design__max_cap_violation__count__corner:min_ff_n40C_1v95,134
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4321086666343222
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4540020432545123
timing__hold__ws__corner:min_ff_n40C_1v95,0.14205126366143347
timing__setup__ws__corner:min_ff_n40C_1v95,59.053485550835504
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.142051
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,118
design__max_fanout_violation__count__corner:max_tt_025C_1v80,158
design__max_cap_violation__count__corner:max_tt_025C_1v80,261
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5634834980330733
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6016147750260653
timing__hold__ws__corner:max_tt_025C_1v80,0.38855952888350753
timing__setup__ws__corner:max_tt_025C_1v80,58.66687923737446
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.388560
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,907
design__max_fanout_violation__count__corner:max_ss_100C_1v60,158
design__max_cap_violation__count__corner:max_ss_100C_1v60,266
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8074474650776562
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8529361902629219
timing__hold__ws__corner:max_ss_100C_1v60,1.0202787792298138
timing__setup__ws__corner:max_ss_100C_1v60,39.256133677073194
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.020279
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,18
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,158
design__max_cap_violation__count__corner:max_ff_n40C_1v95,262
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4572173047359118
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.49121164082196916
timing__hold__ws__corner:max_ff_n40C_1v95,0.15996082688969124
timing__setup__ws__corner:max_ff_n40C_1v95,59.029298675426176
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.159961
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,60
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.46263
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79781
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.337372
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.318376
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00235074
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.318376
design_powergrid__voltage__worst,0.318376
design_powergrid__voltage__worst__net:VPWR,1.46263
design_powergrid__drop__worst,0.337372
design_powergrid__drop__worst__net:VPWR,0.337372
design_powergrid__voltage__worst__net:VGND,0.318376
design_powergrid__drop__worst__net:VGND,0.318376
ir__voltage__worst,1.45999999999999996447286321199499070644378662109375
ir__drop__avg,0.002190000000000000106303854607858738745562732219696044921875
ir__drop__worst,0.337000000000000021760371282653068192303180694580078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
