<html><head><title>Icestorm: STADDL (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STADDL (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  staddl w0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.001</p><p>Integer unit issues: 1.002</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>73005</td><td>35460</td><td>3018</td><td>1014</td><td>2004</td><td>1002</td><td>2000</td><td>7845</td><td>10597</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34539</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34485</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34208</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34253</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10515</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34230</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34223</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34203</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7761</td><td>10512</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34222</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34236</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7760</td><td>10511</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  staddl w0, [x6]
  add x6, x6, 4</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0065</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40207</td><td>60391</td><td>40335</td><td>20280</td><td>20055</td><td>20169</td><td>20005</td><td>115678</td><td>95960</td><td>40110</td><td>20205</td><td>20005</td><td>30208</td><td>40009</td><td>20008</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40111</td><td>20108</td><td>20003</td><td>20105</td><td>20002</td><td>115765</td><td>95665</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115767</td><td>95667</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115765</td><td>95664</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115769</td><td>95675</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115765</td><td>95663</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115773</td><td>95677</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115775</td><td>95684</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115763</td><td>95660</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115769</td><td>95671</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0062</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40027</td><td>60396</td><td>40211</td><td>20157</td><td>20054</td><td>20074</td><td>20002</td><td>115476</td><td>95528</td><td>40014</td><td>20022</td><td>20002</td><td>30073</td><td>40069</td><td>20040</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60067</td><td>40017</td><td>20017</td><td>20000</td><td>20010</td><td>20000</td><td>115466</td><td>95517</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115479</td><td>95544</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115497</td><td>95573</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115476</td><td>95533</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115483</td><td>95547</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115493</td><td>95569</td><td>40010</td><td>20020</td><td>20000</td><td>30074</td><td>40070</td><td>20044</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115493</td><td>95566</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115495</td><td>95570</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115487</td><td>95557</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  staddl w0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.7769</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30205</td><td>114236</td><td>46420</td><td>22368</td><td>24052</td><td>14095</td><td>23057</td><td>2038712</td><td>1972134</td><td>35788</td><td>12870</td><td>25055</td><td>24118</td><td>47085</td><td>20843</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109764</td><td>42726</td><td>20813</td><td>21913</td><td>12096</td><td>20393</td><td>1960991</td><td>1910696</td><td>30829</td><td>10542</td><td>20665</td><td>20804</td><td>41108</td><td>19316</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107085</td><td>39838</td><td>19490</td><td>20348</td><td>10237</td><td>20725</td><td>1971745</td><td>1914032</td><td>31423</td><td>10800</td><td>21181</td><td>22044</td><td>43387</td><td>20221</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107484</td><td>40364</td><td>19668</td><td>20696</td><td>10736</td><td>21563</td><td>1946746</td><td>1908271</td><td>33043</td><td>11580</td><td>22642</td><td>20896</td><td>41259</td><td>19629</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>108059</td><td>40041</td><td>19710</td><td>20331</td><td>10332</td><td>21190</td><td>1973282</td><td>1922522</td><td>32309</td><td>11221</td><td>22029</td><td>22078</td><td>43531</td><td>20133</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>108186</td><td>41383</td><td>20235</td><td>21148</td><td>11213</td><td>20941</td><td>1993964</td><td>1931932</td><td>31870</td><td>11035</td><td>21621</td><td>20424</td><td>40435</td><td>19430</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109466</td><td>42504</td><td>20749</td><td>21755</td><td>11704</td><td>21965</td><td>1997251</td><td>1936513</td><td>33752</td><td>11889</td><td>23192</td><td>22134</td><td>43607</td><td>20054</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107260</td><td>40317</td><td>19716</td><td>20601</td><td>10561</td><td>20758</td><td>1960449</td><td>1905580</td><td>31515</td><td>10857</td><td>21316</td><td>21518</td><td>42518</td><td>19867</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106944</td><td>40106</td><td>19508</td><td>20598</td><td>10566</td><td>20988</td><td>1941276</td><td>1902957</td><td>31891</td><td>11004</td><td>21599</td><td>22192</td><td>43700</td><td>20117</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106293</td><td>39898</td><td>19522</td><td>20376</td><td>10455</td><td>20519</td><td>1947573</td><td>1908154</td><td>31023</td><td>10605</td><td>20805</td><td>21892</td><td>43161</td><td>20010</td><td>20000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 11.4091</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30025</td><td>114961</td><td>47483</td><td>22590</td><td>24893</td><td>14980</td><td>24813</td><td>2083617</td><td>2007152</td><td>39168</td><td>14367</td><td>28169</td><td>29098</td><td>56520</td><td>22417</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114777</td><td>47141</td><td>22669</td><td>24472</td><td>14332</td><td>24377</td><td>2107468</td><td>2028202</td><td>38171</td><td>13810</td><td>27123</td><td>28836</td><td>55253</td><td>22432</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114068</td><td>46387</td><td>22236</td><td>24151</td><td>13938</td><td>24595</td><td>2087786</td><td>2011546</td><td>38681</td><td>14102</td><td>27708</td><td>28004</td><td>54572</td><td>22636</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113587</td><td>45989</td><td>22376</td><td>23613</td><td>13622</td><td>24754</td><td>2084461</td><td>2008371</td><td>38917</td><td>14176</td><td>28005</td><td>27244</td><td>53507</td><td>22365</td><td>20000</td><td>10010</td></tr><tr><td>30027</td><td>114631</td><td>46493</td><td>22242</td><td>24251</td><td>14214</td><td>24632</td><td>2069769</td><td>1996063</td><td>38767</td><td>14150</td><td>27867</td><td>27300</td><td>53394</td><td>22461</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113815</td><td>46254</td><td>22218</td><td>24036</td><td>13968</td><td>24770</td><td>2071143</td><td>1997765</td><td>39077</td><td>14320</td><td>27996</td><td>27976</td><td>54395</td><td>22371</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113705</td><td>45978</td><td>22260</td><td>23718</td><td>14001</td><td>25035</td><td>2070728</td><td>1997519</td><td>39714</td><td>14694</td><td>28678</td><td>27312</td><td>52867</td><td>22324</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114298</td><td>46807</td><td>22467</td><td>24340</td><td>14146</td><td>24566</td><td>2081733</td><td>2006987</td><td>38685</td><td>14133</td><td>27785</td><td>27320</td><td>53464</td><td>22348</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113745</td><td>46318</td><td>22354</td><td>23964</td><td>14093</td><td>24697</td><td>2070323</td><td>1995548</td><td>38808</td><td>14124</td><td>28023</td><td>27697</td><td>53629</td><td>22532</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113627</td><td>46034</td><td>22173</td><td>23861</td><td>14286</td><td>24863</td><td>2063738</td><td>1990011</td><td>39225</td><td>14379</td><td>28275</td><td>27112</td><td>52890</td><td>22253</td><td>20000</td><td>10010</td></tr></table></div></div></div></div></body></html>