{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4606b968-9f7c-4ac7-89bf-634febd2d53b",
   "metadata": {},
   "source": [
    "### Simulink Dilation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c43eb085-89d7-4ed0-a800-d8a2fd146db0",
   "metadata": {},
   "source": [
    "Thie notebook aims to demonstrate how a PYNQ board can be utilised to create a hardware accelerated (HWA) dilation filter. However, viewer discretion is advised as things may not go to plan :P\n",
    "\n",
    "We are basing our filter of the design of Mr David Northcote that is available from [\"StrathSDR's github\"](https://github.com/strath-sdr/pynq_sobel)."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "512df17a-024c-4593-8af8-37475c0ca256",
   "metadata": {},
   "source": [
    "### Image importing\n",
    "\n",
    "So, as per the fact that we are comparing our results to OpenCV; we are forced to utilise a different method reading images in. Thankfully, Python has a library called \"PIL\" (Python Image Library) that we can use. Combining it with \"numpy\", pythons maths magic, we are able to read images in as matrix's. Also, we need OS to get directories and whatnot magic we need. Other imports we will need are is to import time, for you know? Timing how long it takes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "8ea552d9-da3a-480f-b1da-307b44795dce",
   "metadata": {},
   "outputs": [],
   "source": [
    "from PIL import Image\n",
    "import os\n",
    "import numpy as np\n",
    "import time"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38dc51f4-9b66-4496-960d-aa9a6f1fb3fd",
   "metadata": {},
   "source": [
    "After these imports, it's time to read an image. For consistency, and because MATLAB, we are going to use Zesty Peppers; which we will be just call Peppers. (Copyright The MathWorks, Inc.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e2e19d66-d750-4a18-9abe-994e9fc9a0ce",
   "metadata": {},
   "outputs": [],
   "source": [
    "parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir, os.pardir))\n",
    "# parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir))\n",
    "# Since the image we want is in the parent dir to make things neater\n",
    "image_raw = Image.open(os.path.join(parent_dir, 'Peppers.jpg'))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21ee9b26-fd7f-4b9b-aae0-8ef404f35950",
   "metadata": {},
   "source": [
    "It is important to note that we can use any image, as long as they are a standard 1920x180p, 32-bit image with a standard RGB colour range. Sorry any HSV lovers. To ensure this, let's force you to follow it (as well as some other shenanigans like padding the image and generating an array)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "13b0340c-41dd-463b-a86d-fad11f73f28b",
   "metadata": {},
   "outputs": [],
   "source": [
    "img_size = (1920,1080)\n",
    "\n",
    "# Resize and force to RGB colours\n",
    "img = image_raw.resize(img_size).convert('RGB')\n",
    "\n",
    "# Interpret as a 3D array of bytes\n",
    "img_arr = np.array(img, dtype=np.uint8)\n",
    "\n",
    "# Add extra padding to erode edge bits\n",
    "img_arr_padded = np.pad(img_arr, ((1,1),(1,1),(0,0)), 'symmetric')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83a08260-956d-4553-b27b-034a348272ce",
   "metadata": {},
   "source": [
    "Quick info dump for you; 'uintx' refers to casting x to the number of bytes the stream is allowed to be. It's very important"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d67706b4-983c-4035-983e-67662823b789",
   "metadata": {},
   "source": [
    "### PL Business\n",
    "Remember when I said we imported everything we need?\n",
    "\n",
    "Yeah I lied.\n",
    "\n",
    "Time to import more. What we need to import now is overlay and allocate from PYNQ. What they do is allow us to allocate a buffer size (set buffer variable without giving it data) as well as being able to call our amazing .bit and .hwh to work for us."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "1424b378-2f0e-447d-857f-0bb7a29193bf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import allocate\n",
    "\n",
    "ol = Overlay(\"dilation.bit\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "72d77fca-39e6-479d-85e6-6d4bbafa2ba8",
   "metadata": {},
   "source": [
    "We can show you what is in the overlay, but we won't (just kidding)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "3b9f8bec-db23-4d76-b75f-79939f875d99",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_dma_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7782c8>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x40400000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4040FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "design_1_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1077936128,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_stream_morphingd_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7782c8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_stream_morphingd_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "axi_stream_morphingd_config_s_axi",
        "memtype": "REGISTER",
        "parameters": {
         "C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_BASEADDR": "0x43C00000",
         "C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_HIGHADDR": "0x43C0FFFF",
         "Component_Name": "design_1_axi_stream_morphingd_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136656384,
        "registers": {},
        "state": null,
        "type": "User_Company:SysGen:axi_stream_morphingd:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad7782c8>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "1",
         "PCW_ENET0_RESET_IO": "MIO 9",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "1",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "Share reset pin",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "1",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "1",
         "PCW_GPIO_MIO_GPIO_IO": "MIO",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "1",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "inout",
         "PCW_MIO_0_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_0_PULLUP": "enabled",
         "PCW_MIO_0_SLEW": "slow",
         "PCW_MIO_10_DIRECTION": "inout",
         "PCW_MIO_10_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_10_PULLUP": "enabled",
         "PCW_MIO_10_SLEW": "slow",
         "PCW_MIO_11_DIRECTION": "inout",
         "PCW_MIO_11_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_11_PULLUP": "enabled",
         "PCW_MIO_11_SLEW": "slow",
         "PCW_MIO_12_DIRECTION": "inout",
         "PCW_MIO_12_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_12_PULLUP": "enabled",
         "PCW_MIO_12_SLEW": "slow",
         "PCW_MIO_13_DIRECTION": "inout",
         "PCW_MIO_13_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_13_PULLUP": "enabled",
         "PCW_MIO_13_SLEW": "slow",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "out",
         "PCW_MIO_46_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_46_PULLUP": "enabled",
         "PCW_MIO_46_SLEW": "slow",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "inout",
         "PCW_MIO_48_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_48_PULLUP": "enabled",
         "PCW_MIO_48_SLEW": "slow",
         "PCW_MIO_49_DIRECTION": "inout",
         "PCW_MIO_49_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_49_PULLUP": "enabled",
         "PCW_MIO_49_SLEW": "slow",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "out",
         "PCW_MIO_7_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_7_PULLUP": "disabled",
         "PCW_MIO_7_SLEW": "slow",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "out",
         "PCW_MIO_9_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_9_PULLUP": "enabled",
         "PCW_MIO_9_SLEW": "slow",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "10",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.279",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.260",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "10",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.279",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.260",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "32.14",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "31.12",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "32.2",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "31.08",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J256M16 RE-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.91",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "1",
         "PCW_USB0_RESET_IO": "MIO 46",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "1",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "Share reset pin",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'axi_dma_0': {'fullpath': 'axi_dma_0',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1077936128,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'design_1_axi_dma_0_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x40400000',\n",
       "   'C_HIGHADDR': '0x4040FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7782c8>,\n",
       "  'driver': pynq.lib.dma.DMA},\n",
       " 'axi_stream_morphingd_0': {'fullpath': 'axi_stream_morphingd_0',\n",
       "  'type': 'User_Company:SysGen:axi_stream_morphingd:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136656384,\n",
       "  'mem_id': 'axi_stream_morphingd_config_s_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'Component_Name': 'design_1_axi_stream_morphingd_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_BASEADDR': '0x43C00000',\n",
       "   'C_AXI_STREAM_MORPHINGD_CONFIG_S_AXI_HIGHADDR': '0x43C0FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7782c8>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '32.14',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '31.12',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '32.2',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '31.08',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '1',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad7782c8>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 5,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9dbe3374-bf6e-4402-87eb-cbbc7dc9c524",
   "metadata": {},
   "source": [
    "Ok no but for real, let's allocate the buffer so we can force limit the format what is inputted so that it matches what our overlay wants. Image it is someone who has an extreme allergy to certain foods, so whatever they are given has to be served to them in a certain way."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5a613aaf-f345-4a93-9622-e25c61a574a4",
   "metadata": {},
   "source": [
    "Also, we are only running this filter one time, we don't need to put it in a function (even though it'll probably make more sense some time in the future).\n",
    "We are running everything in one code block, so this commentary will contun"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "ee18c325-9c4b-4b74-86e1-3cdcee6ccda9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time taken: 0.4320230484008789 seconds \n"
     ]
    }
   ],
   "source": [
    "start_time = time.time() # Speedrun any%\n",
    "parent_dir = os.path.abspath(os.path.join(os.getcwd(), os.pardir))\n",
    "\n",
    "# Input array for DMA use\n",
    "in_dma_array  = allocate(shape=(img_size[1]+2, img_size[0]+2, 4), dtype=np.uint8)\n",
    "# Output array for DMA use\n",
    "out_dma_array = allocate(shape=(img_size[1],img_size[0]), dtype=np.uint32)\n",
    "\n",
    "thresh = 0x01010101 # This is an input signal that isn't connected to anything,\n",
    "# so let's set it to a stupidly high hex value\n",
    "ol.axi_stream_morphingd_0.write(0, thresh)\n",
    "\n",
    "in_dma_array[:, :, :3] = img_arr_padded[:, :, :] \n",
    "\n",
    "# Set the values of the start and end of the row to known, but not max, values\n",
    "in_dma_array[:1081,1,3] = 0xf0 #row start\n",
    "in_dma_array[:1081,1920,3] = 0x0f #row end\n",
    "in_dma_array[1080,1,:] # check a pixel at the start of a row to confirm the placement.\n",
    "# Essentially, for every height and width pixel in all 3 colour spaecs\n",
    "# fill in correspondly\n",
    "\n",
    "# If I'm being honest, this entire notebook should be in one code block first;\n",
    "# but it's less aesthetically pleasing\n",
    "\n",
    "# Perform DMA transfers in both directions\n",
    "ol.axi_dma_0.recvchannel.transfer(out_dma_array)\n",
    "ol.axi_dma_0.sendchannel.transfer(in_dma_array)\n",
    "# axi_dma_0 is another IP we are using\n",
    "\n",
    "print(\"Time taken: %s seconds \" % (time.time() - start_time)) # Time over"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21edaaf3-9e9e-4ca1-beef-05426001e411",
   "metadata": {},
   "source": [
    "WOOOOOOOOOOO we ran code; now, let's see the code (and save it to this directory). Please see the other folders for the OpenCV implementation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "93bd2f27-7910-46a1-b45a-612f8e71931d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAB4AAAAQ4CAMAAADfDTFxAAADAFBMVEUAAAABAQECAgIDAwMEBAQFBQUGBgYHBwcICAgJCQkKCgoLCwsMDAwNDQ0ODg4PDw8QEBARERESEhITExMUFBQVFRUWFhYXFxcYGBgZGRkaGhobGxscHBwdHR0eHh4fHx8gICAhISEiIiIjIyMkJCQlJSUmJiYnJycoKCgpKSkqKiorKyssLCwtLS0uLi4vLy8wMDAxMTEyMjIzMzM0NDQ1NTU2NjY3Nzc4ODg5OTk6Ojo7Ozs8PDw9PT0+Pj4/Pz9AQEBBQUFCQkJDQ0NERERFRUVGRkZHR0dISEhJSUlKSkpLS0tMTExNTU1OTk5PT09QUFBRUVFSUlJTU1NUVFRVVVVWVlZXV1dYWFhZWVlaWlpbW1tcXFxdXV1eXl5fX19gYGBhYWFiYmJjY2NkZGRlZWVmZmZnZ2doaGhpaWlqampra2tsbGxtbW1ubm5vb29wcHBxcXFycnJzc3N0dHR1dXV2dnZ3d3d4eHh5eXl6enp7e3t8fHx9fX1+fn5/f3+AgICBgYGCgoKDg4OEhISFhYWGhoaHh4eIiIiJiYmKioqLi4uMjIyNjY2Ojo6Pj4+QkJCRkZGSkpKTk5OUlJSVlZWWlpaXl5eYmJiZmZmampqbm5ucnJydnZ2enp6fn5+goKChoaGioqKjo6OkpKSlpaWmpqanp6eoqKipqamqqqqrq6usrKytra2urq6vr6+wsLCxsbGysrKzs7O0tLS1tbW2tra3t7e4uLi5ubm6urq7u7u8vLy9vb2+vr6/v7/AwMDBwcHCwsLDw8PExMTFxcXGxsbHx8fIyMjJycnKysrLy8vMzMzNzc3Ozs7Pz8/Q0NDR0dHS0tLT09PU1NTV1dXW1tbX19fY2NjZ2dna2trb29vc3Nzd3d3e3t7f39/g4ODh4eHi4uLj4+Pk5OTl5eXm5ubn5+fo6Ojp6enq6urr6+vs7Ozt7e3u7u7v7+/w8PDx8fHy8vLz8/P09PT19fX29vb39/f4+Pj5+fn6+vr7+/v8/Pz9/f3+/v7////isF19AABXqUlEQVR4nO3diZIcN69t4X7/l26H2j3UkANJDBsk1xdx77GlqkxiAyR/2bL98QEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0T5/qBcCAMBGPj+5gQEAUPh8pl4OAAD7+OQWBgAgHxcwAAAir5cw1zAAADne72AuYQAAMnAHAwBQ0MEFzQ0NAEA0LmAAANIdXb/cwAAABOMCBgAg38n9yx0MAEAwbmAAAAT4NTAAADL8tWgAACQurmAuYQAAwnETAwCQ7/L+5QIGACAMdzAAAFJcxQAApLu+frmAAQAIwf0LAIAO1zAAAPm4fwEAEOD+BQBAgOsXAIB0/PIXAAAB7l8AAArgQgYAIB9/RRoAACEuYgAA8l3dv1zAAABE4QYGAECA+xcAAAEuYAAA0vEXoAEAEOACBgBAgPsXAIB8/AIYAAAB7l8AAAS4fwEAyMcvgAEAUOACBgBAgAsYAIADV3+N2OGKvHw8lzAAYHd3F6X1puQOBgDgxe3la78q+UUwAADPmq9fy3XJBQwAwJPO+3fwvuQCBgDgSfcFPHZncgEDAPBk6AYeujm5hAEA+DF+/3bfm9y/AAD8MF3AY3co9zAAAH+8ruKei5S7GACwPb8LuP369LjEAQCY1deN53gBN9+fXMAAgJ1933jpF7D9BgcAYFZ/N57jBdx2gXIBAwC29nvjeV7BXMIAAFz7ue1879+2G5T7FwCwr+/7zvsCbrpEuYEBAHvzv35bLlHuXwB4OwvVy0G2kCv4fpC4gwFsznKEYnK/PXa+e5sniNkDsCmPIxQT+26wz2U7ND/MHYD9OB+kmNX/zTVcscbxYeQAbMj7KMWk/m/r2Dg4DA+zBmAv3qcolvGZdR0fzhKDB2AnEecoZmafiNHZaf4gAKwh4ihd39IZ+IxEp9s3i0MBAGfeJ+geFg/BcSj8qEMBgCicl/3WT8F7KlyoQwEAV5yTnfZIIWAs7NShAIAjTso+u2QQNBdG6lQAwAtnZadtMggZCTt1LADgheOyw1YZ+A6CG3UsAOCDE7PXXil4zoEfdSoA4INDs9l2Ebh03p06FQDwwsnZarsE7AXHUOcCAO44RlttGIBLyf7UsQCABw7PNnsG4Fe1M3UwAGDG4dlm0/o9y/amzgYATDg8G+1avm/d3tTpAMA4zs4m+1bvXrk3dUAAMIajs8m2xQcU7k0dEQAMmvb49HvS0NuUpaeKqNydOiQAGKU+Pz+7j1C/J3m8Mr18kdAI/KhjAoBO6mPzR9QyS6fks7hoQcW7U+cEAF3Uh2aKshm5tDBaXPne1EkBQA/1mZnj/zLrROTawmAB5QdSpzU5EgTyqI/LLFzA4wLKD6XOa0IECAhoTkiB70oLZPT/A70bGck5gHjqwOZCgoBI9tEoM34B+y5jQq4BJFFnNgciBJSSjsMC/kpVxuTewCRuASRSZzYHcgSU4k/CEuQXsHvjMnkEkE2d2RzIEhCKPQTreCx0JKON/6XQ/7hXn0KdWn1kCUjFHX+lGC7g2HXNITSDQOrcaiNKQCvo4CvnqNBSScW011dwBIHUyVVGlIBayLFXiMM/bBG/xvLCIwijTq4yogS0Qg69Slz/Kw73b7MF69jYEENFlaBOrjKiBLRCDr0CLmvzjskjTq+GxhivS0+dXV0ECUiFnHhy1+V5x+STp7WTocbLqkCd3lzIFSgg7kDM8VRAY4XOMbllOdjCFNbaxNTxFUZ+gEzwwRdu4O8BN37sPrXr3wDmUVxZDsVpqQOsjfAAhZTDz9PpihsLtcR08Ytrp+JK86lRSB1gdWQH5Ms6/1xcrFYVknOKoWWYuJWoog6wPLIDhNKOwmEtS0wP6fk/0eRZbV2OVSqo45sB6QG58k7AQQUu4Jvf5+VdcE3OVaZT5zeH1vSIFfCQcvhZVPjvrl2/zr3ikryrdHa7PnV+k2hIj1wBJw5HX7AqJ+v5K2PKriikUjf361PnN4+b8MgV8OJz/EUp8ZegX0JKCC+hpG5RtTq5X6cwu+lcZEeugDPfs9BR+8oSM0oLL7ymfnHF2jWtVBPbpM6iI1bAkftZ6KV1ZYkZJWaXUFWvwGqtmlYqCW1mR8GRKuAp7FC0alxZYkSp0SXU1Sm03GHti00Naw1vsZEp4Cn8gBxW5l9le/yuqLITC+sUXfG4niUnBrYqIgVcJRyS3Ur9Z10OXhVQsqS0PjlV9+lZ7dXnYhJbT1P0ABqlHJO9mleVGlB2aAnFdcmpukfHou9Lcs1qUWQFuMo8L5sVuoCPXhZQsaa4LklV92hfdXNFvpmthZAAXxnHZL+Cvws6//6tdsxlld2hcdldBTkmthgCApxlHZV9Kl7AgsgSymuXV3ar5nV3VuQW2VKIB3CXcVD2K/O7oI/+rldY1ZoCW+WV3SiuIoe0lkM4gL+Mk7JfoQv47XfJBpatKbBNYtltAkuyP3o5ZAP4yzgpBzStKzMiTWBJFTZJLbxBcE0ej18IuQAB4g/KIZUuYGVgkhIP5dZ9L7oqn+cvg1gwiam2cOgZaVDkv4YkD+ztzZKiewrv+ey4hKq8XrEGMkFxU25j95PRCRfwS43isjv/ueyIKN5eElyW30tWQCQoLPHI8OV0IrprWNgWeZ28t2zh8Tml1eX8osmRCLr0zIt10wnODSemozASF/BzkfL6O9drSOr6m3l1eb9pciSCVp2b6GDjdUxb67FSUuPi89W8gOPrPivy8icrVW6J6/VrD7/uiqu4qRIArXo30cHWa9+AvadLLc2rz8YF/Fzk9c9Wqnw0r7xaXpRbEDCvgV1k2YATHDBX2pefrOIFHF/1eZUXP/3ySXnpg1+NXP6Ncguqh0TQZmgnGc6E1vOl6AD3LD9Tzd8FHV72RZkdH9VXPvLluMU3KLacgkgFt0a39vix0Ha21N3UfevPU/ZvrYdWfVtn+ycLlN7/5bi1N6m0lpJIBtcMm3v0YGg6WUpv7N4KMpT9K5eRRd+X2f7JGqV3fD1u3e1qraYessEJ+8k0+O2GF9c7aJ50V5Chb1WbJNb++lq1t3w/bsW96q0ImIL9ZBr8euNBVPG4+V93AdG4gC/KbP5gkdpvnxC43iEFlwSU130WdD9h+L21T5z+AqIVvoCDKu4ps/mDVaq/fEbgagHk6T0JBp4w9triR053AeHKXsBB9faV2fzBMvVfPCRwsQAydR4EAw84eoThKKqhq4AURTMNqra7zsaP1Ung4iGRqwWQqPckGHjA+zMsR1ENfRVkKBlqTKlDdTZ9qFIG508JXS6AVH0nQe+3jx5hO4sK6C0gQcULOKbSPveLKRrC8WOCFwsgW99J0Pflw2cYzyK93gIScAEfO1xOSvXWEM4elbl4AGkGzoT27x48wX4kifUWEMjld9uuHFNKpSEhHD1IUgKAUOOn2MBpYjyIKugtIY7Pb/ZZOaSESmNSOHiQpAIAwcZPsf7TxHgQVdBbQpzCF3C9uFKLdkzh4EGSCgCEGz/FOk8T80lUQH8NvuwL2CCkPwnFBqRw8CRFAQ4q9AEoznSGtR8n9pNIrr8EZ1zAfRKq9U9BuGhnK9YEuDOeBk3HyQJH0UgJvriAeyXU652BaMkB1qwK8DZwFny23q1NH6p/FI2s390UF3CRrL6lFOyagGbFEVatC/DWfBIcfKjlPJn8KBpavj8u4H4pFXsGoFhwjFXrAvy1HQRjJ8rQQVRox46t398kF3CdwL4k1exVfv5yw6xaFxDhYLuYjhIbaRSPhBm84AIeklS0U/XZq420aFnAneGhf/ye6RSxHEKlNqyxEEezXMAOpXrKKdqr+uTVxlqxJuCU53Z2OUXsT5Cz5OBrkgvYoVJXKUV7lZ+8WADefPe2z4Fi/HoNtijMHN+/Q1xvUoq2V/8x8799A9id8wE0fJC8vHj8m3X8LMkhk5EwHB+VFFYxH4l3m2WVaYsEEOTyHPJ8XNfZ8vMfXOv9Wk0uoTSnEPDIxSLqVbv+hNUBiOG8sQ0HydEKOj9elGsotykEPNJceq2I+hkS6Eip5uIAxPLe3rYD5e39vZ+/XddQSFaeoVzVH/Zgc+FFErIZjqEvq4JrAxDGe2fbjpL3BfR9+n5ZozmZ+IZyXHvw482VF8jIZjSCzpzqrQ1ANPcNbjxS3t/f9eHbVQ2FZOeaylPRYU9+fIm5aFE6jgYz6Myp2tIAROra2m2b3XqevC2g57N3axqMycwzlKeiox789BJzzYJkDI7WNJhBX0yDywUwp8at3bnZzWfK0/vaP3m5oPGQnPil8lB1xEPfXmKtNjcTo+NlDWXQm9PwegHMqGVvD+x386ny/MLXHzhdam2eqfyUHfDM95fYSk0Lw8Xx6uL+OVynBQOYz8Bh5PPo3jPm+U9PVvpR5Ne6Zxwj+anb/5EHL7HUmZWEk4f1uf5bXFuisiwYwITuN/fwjjefLS8vfVvB0Zr6lpjNM5L/K3V/4sE7LGWGJ+DrerGjbW+LymHBAKZyv7stW956vJyt5Onx7y90yCXM/+tzy8XrQVfvGKjw7MsJyzU57Nbpz9q5LxjARG43t3XLm4+Yh9e+reLkB7zCieSUis9jrt9hqsq/Zn83/86Wz+uftjCvHMDEbje3fc9bD5m/116t7vFPfaKJ5pKKx0NuXuFQkmPF7n6XdlvWYJ8H8upbO4BJ3W5thz1vPWb+Xnzx549/6hFMAo9QHJ5x9wqPYrzq9RfXXmtmtdcOwO5ua/tseutJ8/Pi65+2rVHAIRT7I+7e4FKBS7ERUvpsTa/i2gHY3W1tn01vPGkeXt30c9ZQsjhkYn/E3RtcKuD+NYRXcvFwQnf3dtN7p6mwnjUPL7//GUMauRwisT/i5gXRFUildDksO+nqYUWP8dH5+1bd3zVy4tz9hHGRmayBqC/g6LcHy2lyVHja1cOCRuPbZbu9J8Fw3Pwt4HzFEw6rNRDj9+9fELZ0ubQex8QnXj5G0Ww8uGy1+xSMnTUvK1hrNG2BmL7d8PyzFVsXrpfb5cMQJ14+htBwvLjqc8AEGCbwdw2rjaUlD2Oet8/3XGwp+W12zVG9fBjNPr8IcdrjmO57TOGaQ9kagDXBHqOLLE/QX88c1ctHtxWmFgHOGhzVe4cpXHQiG8s3B9hucIn1CbrrmaN6+RjiMrr0f0kn7Q1rvMMQrj6P93XnaF3YdAQ99cxRvXx0cRlZmr+so9YGdt1pCBcfxsOqPaLr0bCmGUka6hekevW44DOh9H8nR52N63nwFK4zpQc1O2XX6nZBU5I00zFI9erx5akd1plkBHZ20NbAjseO4kqT+7563+xu3SxnRppOvpi+AHjNI2OAo3+pVFi7oydxqcl9W7t7ej1R5b48iKSPr2ZfP9zmkUHAzzi9/rl/s+Mnsv2TU3hduH9qzTnlvjqKqI8vZl//9vwG0kAdAsJEdTp+JNs/OYnnVbsn1h5R5qvDSFp4YPLl7851JsepY0AU/zaLRvScS1UpHhctTCjz1VEk/Ts39+r3FTKbI9RBIIh/k1UjesGnsBS/S1bGk/juEIK+3Zt79VsKHNFu6iwQw95h3Uy280ws3teKleHkvTtGfsuaTL34JcWOoS91Vghh7q50KFv55ZVGmU3au0Okt6rd1ItPkZdB9Bj6y8kFM1HPZCt1TmNEyWS8Nk56l7rMu/IcXjlcRRo+glE8gsFK1BPZTp3UIEku4S8NlN2gAdMuPINLFOexJkxgJHMyWIt6IHuosxqUnknoC6Nld2fMpMvOYE/jNdqMscvikzFWoZ7HPuq0hqUmEvayDNmdGTfjmjMYE1ENXha3nDE/9TB2UwdmkJdHyJuSJDflVLX1TMQUm27y8jhmjampJ3GcOrkxSSl4vyZRajsu1FvRPB5T62pzwnyVkNUIFKceRAt1duOScvB9TaLEVtwouahJ/GXW1e3IwSomuyMoST2GNur0PASV75ZxrqzUWxRdVn2PqQlmaBLqLqEC9RQaqeNzdFVaf/HRwceITbhX2YWV9tzP5AGairpT0FPPoJU6P4Wm4oU96ZOV2oCjVdZesZhqhmal7hfk1CNopc6vjf9ib5+na8mp12U5xhHjaK0zrFsjd5jWoO4Z1NQTaKXO79Tn+b8/IOv91aTU7elo6TPWEU82U5NT9w1q6gk0Usd37GdxymXn5N8loWpfEy89k26i5qfuHcTUA2ikju/Q7+KU685Iv1N80c7mXXki4UCtQN0+aKnnz0ad3rHf1fVXMFDY2ze8Q/bgEavAzGtPcdv38MmanrqFkFKPn4k6vEMPy+utYqiy1694hevHMdxkky8/Wkvno4drfuouogr1JA5Sx3ZuvJSx8l6+45CtI99oUUdj96MHbAXqVkJJPX1D1KGdG/nrb1/fGy7w5Tu2YJ0EBIsy1NO1HHVDoaSevgHqyC44/Q2wrlc+fsfwSo91/zwLi3IcErxTtxdK6unrpg7sUn6Ff19yebdZULBQUg/V2tTdhZJ6+nqp87omKfD/bzm82oN/phAyjYLXTK1P3Wbo6Gev8+OVOaShe7cHtySh5jAM9kdsQt1r6NQZvZ7P1uSVRP7LnXiECD2nafB5zA7UDYdMoclr/mBVLjkM12p4uw+fEKHmNg5OD9qBuudQKTV4jR+rajCAh/pM5Y68/ijnsW9hFQ5z9DsYfs9an7rvEIkfrJGxa/tUMSPhnDwh6f0nKzLVgHl5TNDDXHg+bnnq3kMjY6z+/qx56mYczbFwDp+QtIDTNRlqwLQ85udxMFyftzx196GQMlQPf9YxdNPN5Fg4h09IWsHFooZrwKQchudlMpyfuDh1/5EvZapeR2zdmeuO5v1/ZJhiMXfr8eVdH8bsXGbnZTTcn7k29QggmdvcXA/V64StPHEdoT1+PP/992tre5zbyiHmMjqvs+H/0KWpZwDJuobj8A97t9mcf3e3WXMKJ5/OeX3b6loeaFwvqvCZnLfZCHjs0tRjgFzdo/F58MvYzglbet56sjz8cMLbW5d3/0zTYlGI0+S8TkfEY9emHgSkMk3Fz08ybn96ynZPxNCIizU0fgwT85qc1/kIee7a1KOATKah+PlJpu2BIQxrItZXn63BfaEoxm1yXiYk5rlrU88CMpnm4e8jTNuf4SweAukNx/bOk0VcPN8pKpTgPD1/QxL04MWpxwGZLNPw+xnm7UF/AO9hdCZjyv9oRadv8IkIlXhPz9+oBD15cep5QCbLLPx+ipF71F/9Ww6dsVjzf1/R2Ssc4kEt3sPzNylBT16eeiKQyDIIjNyhgepfU+iMxK8Rvwt5Xs9H/18Vxxy8Z+dhTmIevQHxSCCTYQqYuWP26rsC8WzD73LMq8IU/Ifnd3JiHr0D8Uwgk6H5TN0xe+09cfh24Wc1h8vCcvyn55P710w8FMg12nrG7oS58o4wvJvw+fhvMPIMBQUFTA/3r514KjAD5u6UufL2LNx78HR+uqaCcgKm55ML2IF4LjCBiLFbZfQGSs96UeNKTKvCHAKm52dqgh69DfVooDxG71xa1f7xP17AbnmgpIDp+eQXwC7Ek4HyGL0LWVX7p//5+GivOFBTwPhw/zoRjwaKY/SuJFXtHv0nF/BGIsaH+9eJeDZQGsN3I6Vm/+BXiB6twuYn4sHbEQ8HymL47mWU7B/7AsGjmfPk/A2Q74N3pR4PFMX0NYiv2D/zkVVgXt6D8zs/rg/el3Y6UBXT1yC+YP/IBxaBeUXNjedz96aaDFTG9DUIr9c97oE1YG5Bg+P42N2pJgOVMX4Nost1D7t/CZhc0Nz4PRaiyUBlzGCD6Cojkp41a4yJmRqvp+KTDYlnTOEo5+oIGlYxQ+P0VHyRDAbKYhAt/EojZZiFjIzLQ/FDMReoi0m0+fz9xyVNVZEx7AwTcjoyfsOIf3InAtUxiyUQMOwMM3I2Mn7DiP8lzwRqYxYreArlNCzixSXDHjwZmZEn4lryUKA2RlGuMSvSxbXuDfh5cwGPPBB3sscChTGMco1BES1udI/I698DdnggbuUOBSpTzyLD2Hr/8gtg3OkdkccxOZqYkefhVupMoDL1KDKM7TERLK717r2bURl9HG6kDgUqU4/iF3UIUq9JXEREqLg0ugFPhmX4cbiWOxUoTD2K/1OnIPSaw1U+RIorzhtw/HG4ljwXKEs9ib/UQWi8p3CdDnni1OjWOx0XywNxJXkyUJZ6Ev+ok5B4C4E0Mch/XLyGEe9yZwNFqcfwgToKhfcQCBNjAqbFaRhxIHM0MAX1SD5QRyHgkRpZ4sM4ShHPxI3U8UBR6il8oI4iXVc456kRJYz7OOShuJY6HyhKPYV/1Enke0vgKp3zyIgSw7vuembsj8W55BlBSeop/KUOIttRBNf5nCW2e5IwbLvLsXF5Lk6kjwnqUQ/hH3USyQYCOgts7yAxuuPeBizsyTiSPykoRz2Ef9RJBHsudCyg48C2ihFvRmbpbMLCHo13gllBNeoh/KNOIoB7QoeBrZ4irjhPWODD8UIxLihGPYQP1FH4CQzoIK8VE0SjgBGLezqeSSYGlahH8JE6CwcJAb3mtViC6BE0Y4HPxwPN0KAO9QQ+UYdhlBTQa1zrBPilp5Zlih4VNmShb8APzdSgCvX8vVDHMS41oJes5k/vUdcwLFT3iMghi30H/qeZGxShHr9X6jwGKAJ6j2rS8F6cjcN7cT8/+7lG4YNipyz6LfhHMzmoQT19b9SB9MpPZ8KQGp1Ow8FkfB782HZiBy3hNdh+hvcWPllj35qDf2JN2UyWUrvLgp9rPvih/YRPWsqbtqcZHhQQP1iDX6vPPa3maKaKqUdb/QeJ7Ml9ui6SDX7X3kTzA7n4wRr9XnXOSTWm8vmYaY0AHH85PhjKpszz1Bduwuu2pRohqIUP1uj3avNN6bvmhkg8YvJJ+HSJrk9sSG1bY3mNB5z0vi0JxwhK4XM1/MW6XBPqDMQck+GrbfXHPNXzTWvoz2tc+gu3Ix4maCTM1fAXi3KNpzuQkx8eWX9kAkGPtb9kGd1pmQheuRfxNEFDPXYX1NEc0Qdy8sNnC70sIjyDsAdb1r+G7rCsJC/diXqikE49ctfU6RyJq7U5k5Mfvlvpyc9mZBD26IHFr6O7DXaat+5EPVRIph64G+p4nsQW2frZi0cMLDYphui3DJSxjJF+2JU/OqannivkUs/bNXU6B+LLbf3w5UOGFpyWhfvDe1e+kOEmGFU/O+anniyIqQfwmjqdLxklNn/68imjK84Kw/XpHYtejakJJtUPjPmpZwup1ON2TZ1Oym8kd3mN03qjA3F8+nhPZ2drgVHxE2N+6ulCJvW03Vg+nMs3dSzAd72RoXhF7tHgKVkbgNrU84VE6mG7sXw0ly+7/VdiPD/HcVk/jwzJxSd1tz5Pxhw/ilNPGLKoJ+3W8slYXpa2TPdsXJLv7mXvDJRkDx/FqUcMSdSD1mDtVEyvzO+g4xs98h/o5/hU1OCUvodKa1mMesqQQz1nx7QHZnKthpfW7WAThxYMdNQ4HQkuVunbAItyC1pL1qxBST1lZx4XtnYklteWbmETexcGOmoekSadL/NKNM3ES59CxEyiGPWQnfnQXMCSSkffXbyFbeytGOiow6TcuX+bMTitlWqpKnpEoaeesVO/a1s+jOu3Xy6qdAdbmbsx0FO3kWl87f2KJtOYMyzCpxRy6hk79bO2zWO4Me3CH1l70t/XiBHqWvL0ti4+S9SYogz1iJ1KLL9uCJuwDud1e7u+MT5FeyGIDL5jinLUA3Ymt3JlDGVbkMo6n71fDhqkfZBGCsc5RUHq+TqWXrAuh7I9yGac0L4vhg/U4ggki+Okohz1dJ1Jr1P433cr24Rsthnt+VrmZC2JTNI4ziqqUQ/XCUGJXMAlGFrY/KW0mVoXCeWxjyuqUs/WCUV1XMBVjDay8SuJM7UugspjG1iUpR6sU5LKlBdw3VZotPTz5l9r1fxs/0naANHl6RtYzEM9WackNXEBl3LT1oMfbZmDxHlaGOFl6p5ZTEI9WWeGCjFXwwVczMWoHv1ow2ivs0WkiC9X/9hiBuq5OqEqgr8HXM9Zo09/6GoqVtkgWkSYrntwUZ96qE7J6tBdwKoXz+Cw0QetvxmKtfaIEhmmGxpelKaeqTPCOspmsrv3Vh+0/noq1tokSoSYb2x6UZh6pM4oCykbCl56fdT5y5lYbJcIkaLE4ACjJvU4ndFWUjYW/O+7QUetvxqK5baJGCnmG55hlKOepXPiWgong3++f7f7Qe/PpmLNfaJHisksg4xK1JN0Tl5M4Wzw47D5brsjbLYWRIZpIuYbCupJuqAvp3I6+PPefMcd4j9WyyPDaM7zDRX1IF0oUE7lePDnpfmeG6T0FpkAEYbwHXFoqKfoQo2CKieEZ3/d32SLYGOeMw4J9Qhdq1FS8ZBwZJctgn35zThU1DN04GdNZUqqGBLO/evXyhsE+OI25JBQz8+xelUVDQoXPPZH1R0C/OMz41BRz8+xgmUVTQpXlt0gwDeHGYeKeniOlayraFa4Vm+QAE/20xIq6tk5UbKuqmHhzvNQqOcIcGU+LaGhHpxTNUurmxduPA/F/BsE+GU/LSGgHpsLRYurHBmuPU3F/DsE+GU/LpFPPTXnylZXODP0mHt/AIc8Dk7kUs/MqYr11U0LQ2beIMALpzMTadQTc6pmhXXzwoCZNwjwxu3URAr1vFyoWWLlxNBn8g0CvPM6NpFAPSxXitZYOjN0mXuDAAe8zk1EU0/KrZJ11o8N7abfI8Arp3MTwdRzcqdmmeVjQ5eptwjwxuncRDD1nNwpWmb53NBl4h0CHHI6OhFIPSOXKhdaOzn0m3KLAOc8D1D4y5mBns8+frp2qZzLy5HtESCE6xEKb1kzMPbZ4qVyMq9HtUeAEK5nKFypZ+PIw7LKV1syQNhMsUuADs4nKfyoR+Ofl2U8rqt2tSXSQ6ByewUY5XyYwkv6IJz88PNyJiiaI3kLyr0COAo+VDFGPRYPXpZUu+ZKwSFQxZ0CDIg7UTFKPROPXhZVu+ZSySFQwZ0CDAg7UTFGOQuf73fY27oql82BvA/xXgF8BB2oGKOdhc/3f0b4bWmF6+ZE3gkXMBYQc55iTJVhOPih35+oW7k6PgDoEXOaYkROw5um4XQ2Tn64RvFcwADmEXOWYkBsm8vPg0+dLk8BgDS6UxfPwrtcfR6sNRq/DwACwkMXLzJaXXwiRksb/B4A6ElPXXwL7O5Dl09+osogDBVoigcA5NRHL8Lu4PO3nf2BVm95/okBQC71ubs7uvqtt8KQ3AAgkfrcBX391VNfTGwAkEt97m6Mlj7qKTAqOQDIoT5xN2ft3mottdYOAPNQn7h7c+vdKr3sqd4WHgCIqQ/crdG8Nz3VW+MDAD31qbsvmneksXCH8ABATH3gbovOHWqs3ZweAMipD9xN0bkTjbU75AcAWurzdk807lRj9Q4JAoCS+rQVEiZC5y40lu+RIQDoqA9bBXk0dO5WQ/0uKQKAlPqwzVUjIRp2rSEEU4QAUIL6sE1TJyT6daMhBVOGAFCK+tDNUSmnIsso7KJ8U3gAUIr6sI1XKyo6desqg/H4AKAY9WEbrF5ekpfO5SqJwbYBQD3qwzZUvciSXze1wzCMvQOAYtRHbaCKsSW+amaHORhbBgDFqI/aMDWDy3jHEg7C8OkbAFShPmiDFM0u+PELOYjDqWsAUJP63A1QNLyo5y7pK4WgrgFADeqT1l3V+CKeua6vHKKaBgAlqE9aZ0UDdHzUHr7iiGwbAOipj1pPVSN0eMRmvjKJ7hsAaKmPWkdlQ7R+fz9foYS3DQCk1EetG3WQn5dZWr67sYSmAYCW+qB1oo7xNMfBr0HfUgCIpT5mfahT/DwNcuxb+PiOrkRvASCG+py1Uyf4bWBp2UnNKKV3ACChPmGt1Pn96lxaflKzSuofAORTH7A26vQetS9NEtW00ho4pv4KARSmPmEt1Nm9aFucJqqJZbawV/0VAihMe7iaqKN707A4VVZTS21is+LLA1Cf8Fy1Ukd34GZtwrBmltvDBqUXB2AaqkPVTB3csavVKdOaW3YXb1ReG4CZic5YM3VuZ05Xp41rcultPFd3ZQCmIzlQzdSpXThcnjqvBQha+abmqgDMKv8ktVNndu19gcqE8t8d5q+mnEa+uVgSAPTLP0fN1JHdeV5iqXCSF9OjbXnv+WY5WQwADPM+RxOoI7szQy6qNT4s1eG3rnl0yxBX2usBrMl+mCZTB3ZvpkSy1/mwXpd/eMtSuzWlnHcDWJf1VM2mzqvFnHlkrzfgP2HhF0bHwnJeCmBdHmdrInVcTebMIm2p9wu3vyNQ+gsRjH5CxuF0TaROq828QaSstWXxHu+JkvoyhMufIOCHyxGbSp1Yo6lDCF1w++Jt7wmW+jIEEw0R8MXlkM2hjqrZGgH4r72/gMohpTcEgURDBPzjccTmUCfVYf7ynZc+sPrCCU01ixilGzBgnptZHVSPZaoPKqG1orI5CVuCAMpZwvYMp2omdUydVineu4SOKoffAXRgmKDUf85JqGPqtU7pjpX0FGr9PtCEkYLS2FmZTB3SgIVK9yqlp1jbt4F+jBikRg69bOqMxixUuUcpHRUfp9D2XaDHwHgCfjoHUEEd0aCVCrfXYs+h9XNAu/F5BByMDGAudULD1irco5WmIFo/Fx5EzmuQwjCQgNnQ/KVSJ2SwWN1ODR0No/Fj8TGkvAU5hscRcDA0f5nUAVksVrdXS8OoA8J8GDRoOR+C7tT5mCxXuFdXg6jjwXwYNCg5H4He1PHYrFf38wI/Dip8+ZyGMCFMikmDlO8R6E4dj9V6hb8s73LZ431fKjJUxrBByPcM9KZOx2zFyp/Wdrtm8wzMHhdKY+Ag5HoKulOnY7di5a//wYWbNdvHYOawUBszByXPc9CdOhwHK5Z+9tefTz8fJqVcrIzRg5DnaehOHY6HFSs/uYCvvuEvvkzsgPmDyEfzv+pAR52Ri9UKv/iPGV19y19smdgF84d8nidhFHVGPlar+vQ3YV0v3WsopskJ82AGkczzKAykjsnHUjW/rq998X5jMUVQmAYTiDyeZ2AwdVROWsqcpuS7f9j38ruLDEf9LqHDlDOIKfmdfwnUYXlprW+Kks/+MaSmtqXMhuGrAxlgeiFTCJwYn7d86qzcLFPcxd8DbqstfjZePhIR9qzdw4mAMQSOmA69ZOqs/CxTWeMF3HQ/xoxGRsIzdxAHIgYROOBx+iVRR+VombpaL+CLJ0SNRl60szcRr3wnETjjcvzlUEflaZmq2i7gyyfETEZitiv0EU+chxE44nD25VGH5autqPpVV7iATx56t1onS47n7nynEXhjP/eSqQNz1lDQDFW3/TcHL5/gPxmZwS06njtznkZs7mkqPn7+32xk8anMUXXjf/T36gn+k3H2i2JLoXerD3g2NNznEdt6GwrjcEkJc9SYoOyPh///54f629fR/6ZHv/1I4AjtPKDLahvIm1EFPt8PCOtsyYhzzPdWd+5vK2p62+GvP3v7N9j/s595v4/Pluph5wldWN/Z1DXu2Mr7WJhnS0SdZLq3wnNS6In89Hcg93VweADulxk9O3uP6KLa5rF3WLEXhykqRZ1ntvfCc1LoSb3vAj55mKX/7z/x/OfBiW0+ootqHMiBccU+XKaoEHWe2d4rz4mhK/jzX5U299C3/y+fjM5r8xldVOMoeswrJnfW6dZjbRrJucq91p6VQ1/0HX8P+ORRzu1//Kwtrabvbj6ki2qcRZ+JRQ1jDftr9csfLcct6CkkxvD2l2xv3vr/n/7M2uvDepfv3fyPn+XZ02r5/tZDuqzmQfSZWYi1N+y1uX9/9vtHbSfadIKiLyovB1NHXhb0cfeLg5+f7H79aD2maFqu4OF1orD2MfQZWuj09ez1kwc9vxqJeQV3oZisIHxb8/zHR49/em3PAt5f0FSST0DPP3D+No8XooK7Sb//KMMwhc6OtR5XC8roRhlJQTg352B1Z4s3vKH7f6M6hHT2p2frxOQuZrDpowxDLa3Nu3zE1kLaUll0GjE9Olrc45qfVj/8ho5L2CGp1xqel3C8SszvZACbP8swlHLai5uOfVgOrKUENqee2CBS+/T4w0+f8HzJSYH2qE4jOy/C76UQ6urs8KRC4qwxN0fOxU9vJrVbYqFBZPfp8cefPuL5krd3WlM6eubhGnqXhkn0Td3wqCLBSSsaTpmbj2wkvWk6oTmkt+nxx58+0/nEq3ekOF7Xbf2YUdNo33yBgajh7jw5adv1B3Yj7F+20CDy+/T440+fGXrg4SuSHK7stn5MqGWw777BRBRx2I/7Y+fmE3tR9i9XaBCKRj3++PsfDzxQ6HBldZeLUf1TOMcAb6jxnHnv2tgX16RuYp7QIFJ69T27F+/sWYqtYG+Ha6u7XIwZmsE5Jng7rQcNrqi7mCcwBqfwT3+Re/y1k58ZfLncweoKrxYjxgZwlgneTOtBgwvqJuYJzMEr7ebfzd/52oCSIzz9D4uHPyy5WAwYHL9pJngfxrMHP9SNTPNetVcOfiHff/DhaSv3/uP1AtYuBz5Gh2+6+V2e/fDBF3Ujsz0W7ZSDY7gDy4hofoGp+Hj5H0ni5cDD8M7w2l/wYjl28Efdx3wPVbsE4ZqsvR+rdH+elaLZYDtnnN9V/cTedc7gjLqdCg9FOyThm6pfQ+bv/88Cyy8UrQbHbsrxXdBj7G3nC66pO6pmT8I5z7COTDkCH6//2BUmdzpzFz3m/Cph9I7BBXVT1YxB+EeZ0JGJZuDj+wJWrwNeTieOC7g4nwsHB9St1bLl4B3i5s04xJiuprubnF81+F8+YH5/FUiEbmArfn8/mLMsVfi9tCF1T9UKpLB9D4AbnGAVpNxIe1G3NNNJsfIQ1O8HquMIqyDtWtqHuqXgAgYu3PyHdNTL20nevbQLdUfxyQUMHOIIKyb4NtqQuqP45AIGXnCCVRR3D+1K3VH8QxuABxxgJcXdQ/tS9xSfXMDAK06wggIvol2pW4pPLmDgHSdYNaE30Z7ULcU/tAE4wBFWSPRdtCV1U/EPbQAOcYZVEX4X7UjdVHyhD8AhDrEywm+jHambin9oA3CMU6yK6LtoR+qe4gt9AI5xjFURfRltSN1S/I9GAMc4x6qIvo02pG4p/kcjgCOcY2XEXkVbUrcU3+gE8I6DrI7Ii2hX6p7iG50AXl2fXJxjuaIvow2pW4oftAJ4dXdycZBlSriQNqPuKH7RC+Dd9dHFQZYp51Laibqj+EUvgHfXRxfnWJqkK2kr6p7iD80ADl0cXpxjOV7+jjucqPuKX/QCuHJ0dHGMpci/mfag7iv+0Azg2vvZxSkWT3M3bUHdWvyhGUCXt3OMMy2c7K5an7q1myN/YMTz+cVZFk93Sa1O3dmNkT0w6Pvs4hzLIbuflqfu7MbIHhj0fXZxkOVQXU/LUzd2Z4SPIQzO0Y2gXtHK8i+mXag7uzPCxxAG5+ofFIa/3EtpO+r2borcMW6Z6RkvhPNMIPNi2oy6tbshcJitM0SjlXCiJUm7iPakbu9+iHwdsg20xRBdnVQcaUkiLx8wrfmIfBlPuyh3c+0wRZcHFkdZDqd7BmfUDd4OiS+jxiZbdRNfx8kJFm78UkEzdZP3Q+TrSNts519ddR9zfGnxn0XKpO72Tgh7WacbynUDnn9+wf3MKSb2G21PJzBG3ewtkPLujBvw/JNL72PHk2zdkEIN3CgYpO71wpbKdqliVMa34fmHFtvIf8V8NP5y7OZRyySTZuwiwRh1txe2UrYMijO/vbjSRj5MYuQI44wbZrlN0Evd7ZWtEi6zEsRtR75/adJmnYTQe4hxzA0avEUwSt3wpS2SLtMS6HJbDgQ+eZtOjqamg+znO5x0o9ruDDhSt3xpa6TLuERz26Hzt+mkcI66DB4po4+651kkta6R7p4Dk8xliy7Qo4PCOe2yOCaNNuqWp5AVu0S8O06Mgn2PrtAj9xOO8R0S3Qe8Ubc8R2q1y2W658xI9O/Sx59boUXuJ1xPmDuLDx7v1F1PklrucqFuOzYKvfv04aeXaI/v+dYZ5sYScsc7ddtTJJe7YKi7To5G5179++k1WuN3ul1Sl1lNWt5vf9LziPFXFpXZYpncehfMdNfBUbnerh+n/8oo5ZrdeBxrTdSFitz8q9WSg+59ythru5ecxqurlSWXu16mG8+OyNa7ebD4jRPrdFy3LOXnj7x86+g5Q+91KSSCpZOzSK13yUQ3Hh6VnbfzWO375TTkLQF1xG8ffvj+0ROHVlD2v/g01MO55Na7ZKL7Do/M1tt5rPidEhr3FETZnEMu4NiKhxhjmkJuwYtGuu/41GHa4BP3aqTurmw2FpWtb8rnzx1bCNexTHi9O4TIdSyx7ea2Fb5eHp5CsvXP2XklHzWvYJ+saouud4sQuYIlFJu6RFOHCg+NZRkB0UbkHLgUj0c7cQqrsvB6dwjxkws400+0ik1do7VjlcelshL/bGOCjluK/clO3LIqLLzgLVL8PJla9aIWpdrVZZprCsA3k+W8B1Mz6ri1ODzZh1tWhYXXu0WK/+w6QQKqfV2nxcYEStRQ1EEwNVMOXJPHox14J1ZVaNHbpPi/necol2aPlzorfCJQVlDP6b9QrW7IQetxKdgsJLFaYgveIcFHmw6RgGSDlzonfBLQrb+g82hKx9z43s7luJRsFJVYIbH17pDgo02HSCB/h1c7KZwS0Cy+sMNsasf89I6b9zavx6Nko6i8Komtd4sIH+07SMnyd7jrwxz4JJC/7uqO0qme8/MbPp6XfFZe2zOV/IOqzrv2DSN8xFjlSN7uvk/z4RMBw/nqIJ0Jc75/a/PaXKo3cc6mKJ9yNwmrwcajlC93nzs/zodLBEzom57g5gu6eT09pcVIyUPPWO4uMTXbeZYyZe1w9wd6cQiAwTzRkdksUb/9y6RvPq4Xn0kJxmp3ialD42jtNWb+EjZ4wCP9mOtPXu9UusKqnfXH8/9pWI/HZDmIj6YGW7HbxNSDUcsRvcUjnunIWn7uaqfTF1XhtLvXNTJJARRZTYeUDjFscf7Cit3hEc/0Za2fqbvTHlW1wH9f17mwzgmKlBfWxEjpEMMW5y+t0C0e8UxnkeXjS3tW1SL/eVvPMHTOT7C8rCZGSscYt3i/qUXu9ZCHegurHr/asyoXesXbtUNiUvMhnVujE8fk3fjNKm6Pxzw1JokJ1jm51qCqxW4cD7W0nGZEOveGRo7JaxG9z2OeWi6JrEVupVb0pvnQy4qpiuaCt0tmFKMXwnGPR/1u0AmCyFnibipFbxoPvaSU6uACdsfwRXDc5C9Rxzy1ZhApK9xPoehN46GXlFIVHRXvFo0Fw+fPc5f/he391Pge1l7drupkb5oPvaSUJkQ0HRg+d777PFB4BuOhBC5tc3XC7x3XWpJCqqS16B2zGcf4efPd6JGCI3j/oeaMwlYG4Vj0LqSypJAq4QKOwQA6893poSLrf//B5ohCloUvoqHoX0ZtKSHV0lr2jtmYMIO+/HZ5htAUDn+0NamoleEf1Vz0rKG8jJCq+flHUs8/kLeWpTCPvhzyTPW8eJfy7360fT0III/fa3RlMkJqkPwvm715Y5VUZrTIQJbgsL+TPS3eofrTTFoiMr4f91qHQfD2SYSH1CB5PfdvKZHK3KYeyDKsu1vgeenG8q8iuQ3I9m50UTbh50Ue46uRkdJ9hLkLunqPPpBlzDqRlVi2ttDD0oWRuL8aR6Txf7/INK1SKSndBJi9pKu3yANZypwzWdL4Fi9EFInva3FGGv/3mzzGVCMnpqv4sld09CI2a6jhqdRPqNjotq5GEInjK3FBHb/ThIqkxdSRXvJbv34g/p17c5zSIpObxZZcJbmJeL0Nd9QNcBtQibSYWsMTvJULOMNik5vFOzalxER8XoUW4vxdRzRdYlBN4SneygWcZK3ZzeGcmVxOIA7Bo5U4f9/5zJaZVEt2ktdyASdZbHxTuGem91hbTByuHcA1cf6ek5kvM6mW6BJf/LiAnNfin4ARXrqB3nlVE5BGTCNwQdaAgIlMlRjVU2jH2eW+nwtYZZE5TuGfVSkRaYT0AZdU6QeNZZbcsE4i+/tB2UqSX4wlJjmHe1SFhIQR0AO0UMTPPwc8ENnBIhSrEeewveknOYdrTKXEpOGdP1opwucC7ozrZBH5q5HmgG/zjnIav4iKiYnDN3x0UKQ/9wWcn9bZGnL/we33paS9Hs9mHuccnglVEpOHZ/LoIok/Y1LjVAjrM/efw62RBB7MPdThnOMpIigQt9Qxj6yZdSfK6Tmzz+xf/laIAk/mnutozumU4J6HV9iYT/Ls+hGl9PhnqUu46FTuOvBi7tEO5h6OnnsgPkljVukT7EIU0OOfJy7hkwu4somHO5p3NHIBiTjEjMnlD7KVPpq0FdysI38peDXtdAfzzkUuIhSPZ2Juilk204eTtYK7daQvBe+cp3uRlrqnIhaTis9TMTvFRA8rEErWEm4XwhauwHe+l2hrQCRSQbE4PRbTUwz1oAKJJC2hYSXs4Qo8x3u1Bodmky4oFa/HYn6SuR5SII7Xz+pWwiYuwWu21+ltUCIaUaF4PRdrUMz2sCJ5PH1SuJKwV6OHYaAXbW9UIuniIvF7MhahGPBOdTOQrCXgpRgwPDXLNjgskVyBiTg+GmtQTHin4hFkL8b3fRhmnJsFexyYSKLAONwejZXkz3iX4tVnL8b1ffBhHaLlWh4bSI7QNPwejpWkT3mX1NIH4nBcDP+d76l0DsoYdZEdUvKIFZuF29OxmOQx75JZ90gYYYsR5IEunZMyRl1ku5Q4YsVG4fV0rCh30ttlljwURNhq0vNAr95ZGaQus01SGIGCk/B6PJaUOurtMgseyiFuOcl5oF/vsIxTV3ovL4sowUE4PR6Lyhz1dnnlDsYQtp7kPDCid1rGqSu9I6s7703GIJyej4W5DbObvEoHI4hbUG4gGNI7Lmbqgs+IC81+38BKvF6Ahdnn2FlemYMJGNdxuaTMSDCmd17M1AWf0RdXI9fwF2Bptil2l1fjaPnWZfS/1SMCeOmfGDt1zYcqlCRfAH8lC94MQ+0tr77R0p2XocoEo0bb6EFd+5MSZTS8J3QJszQLlY1vJW951Q1X7rgGYSgYZuqlA3X9P4qs/v5Vkcuo3yZMYGwvBYgpzb3wt4ecPd74nqhQYGFqpgN1/d/KrPz2bYErKd8lTGJgOwWYp+7XJxw/2fYOWSi4ZOynp5lCyF7K1Qdi38yeRbf+DeVvpgSOvzT8uJZ3oQjH1rqYoGrByq5+PvTFbFgMMe0wD+oAvlgrePg/btSZ4IVrd51UrjdybafLu/jpyNfGl4tFWbeZlbr+P+okXqjjwCv1RBx6WNfhcmV1OgQ+sMqLnw98a0K5WJXPdhumLv+AOJFv6hTwRj0Sd64Xm1pcXBNuFnz+03HvTCoYi3Lac2PUxZ+TxlI5mI2JZ+JWpTUKG3L+82GvTKsYi/LadyPUtd8gGTwTToRWewge6Y634vSnDcu6fqPPs7Gxti0YQl16K6LB/wSTINcRgXuKnY84/fnuRrev+fEj9tdgP+3bwZu68g6Egy/5gyDTmsDvD0bF1/Ggs5/v7nP7wh8/Y34NdjS0KzyoC+9DOPjc5ApuLT8juq4nuayzZ+FPnzK+Bpsa2xh26rr7kQ5Wv4Ibaw/ObPAxx5/sW2vXW58+ZnwP9tW9QTyoix5BPFj2Cm4uOzyr4ae9fbJjqQOvfP6g+V3Y1dg2MVIXbUJKSJuBPK31JuRkeeLjB7uWOvS6l486vBCbGtsqJuqSh5EP1rqDW0rNC8jy3MeP9a64u4S3z5rfiH2Nb5hB6oLHERCWuYEbCk0Ox/Rs07L7ajj4tPGV2Jlp0wxQ12tBQljiDg6NZTAwW+yPn3Opom2dcXFiG237w426XBsSwj8ZcxAoMAxDYn0vuvi6ob7e9IIixWZa5s6NulgrIsK0V3BwCqbA+l93/O3xInsTjMoV22kZPT/qar2Q0dYi2x8luHprXkMvPfjyaJ3dGcZkiz01jZ8DdZ1u/lVCSPuK6n2Q8LrNaY2+2KO8kRhdF4DtNc+gjbpMN3//clxC2lNQ872lFO2RleURIUVdv8V1BUDrFNqoq3TzUwkp7Suk966SqvVJyvCIsMpOX+K7AuCfxkk0Udfo5OkfgCClXUX03kNymV45jT8htLyDd7ivAfincRbHqQt0crsbiWkLAa03kZToGdPgl0PrO3iH8xqAb83jOEhdn5OXOshpW/6tH6YqzTujsW+mFum7BuBRx9R3U9fm5LUOgtqWf+tLjIrj6w1P8sniYo2DD+55O9Cre+4H53hab3WQ1Lb8Wy8fEd9VGB7UHcnbU65WOf7YnhoAk4FNMDDSc7lcPFHtyr/zwunwX4jlQf2reXne6eMHntX07dHcDx7u8CjMrHNGB2d5IvZ/88AuSW3GvfOasQhZjulBYyu6fsfo99rW5Rq/4WFYwNCo9s7yRFx/5+faUW3Gt+2SkQhak+UxhiV561iaawNGH4Y1pAzzNLpWvnlWm/Hptmgg4lY18BT7YiL0FOYZf++zsBzfQZ56pnqXnpDW3IEuxKPX12PQNA+qZQsiSdVX3FXevRH9fHK4xZibzwA3TWd1/UuPjWv6QG1qFe/Q6pEZqLTm9ycn5ZNhML2Hjx8F47GOacy8dq3+MVlyhgYXHpfYzVcmjvpWxYFyaHRP953XGlBDVkAZnNtt+H7EOISbdd1VmIZtiQn6NPwvONfIPiz/+/npWefvqO4iHqWxfrS2K3ShPqV8Hv3aNzyhg1UEvE9VTfNqSjn4nxjqJU1up+k5kfIvn73N7PtPzA+8fElplZc+Qz+a3mNZrdfvyhoU8T5dNX8LuF9QGYfrh43rMM3Itm6f0Dziv31JSZMsvXAv+l4UslpjJN1LiXhmdjkPC2hfmdYky5yN6yxNyLhwh9g80r99ST0zLbxsD3pfF7JmYzK9a4l4Zno5DwtoX5nOxfJh5DhKMzKv3Ce/UB45OZpw3cU6MPyyiEUbYhlaTMAjBfX8LeF0aVeLzHS1eDjwmqQp2VfuEV8sh5g8TLrsLyWSt78yYPEjsQzwf6G4oN813P28XOW1LcFpkObktXSHEEM5lZkbjnTRb+QF+LzVUoD29y35v84npFjt8xGj8NJWMv2cDPJdtznFMK5lJiWiWvMJ6fr93mop4fvXbIYH1uKUUqjuUfFUdmHrmXlMDAIWbkwyiH+dsUko1ntNtHzvt1qec/jzXbnU4hR7hs/ff1gxS8OK4Mk4HnOKWLklyDABdUbkIFhmq/wiIrKzPObwI52LrMUt+3Cf0Rfwy79ypWVBcGWbjklxAQepvboRiaWEddf0pMMPdS+1FM8epGltdo8Ka9heqYlIwgWsLz9vaTZJtQSmd/6AhmcdvrRzseX49SFRT8sbFVgCFvndql1K/M/JDBF1+tSetTK7+Eoio7t7wNHz/j7TubJZ+PUiVVfjH2txKrb3/WiUMg2VxCx+KMZYIXWaC89ZlZfYWtof3PnG5vW+/VBvOyc00I8Krrp2WYtPoQ2vxAjjLMwnavUjQYYKqnO06pTleIusp++5Ha/seuzfNy7WtJjeltTwtsrOEbCV2Th76LdZM+JWPzLXkcIK7ar594MZy3EXGGznU5te3D8IHfO0jlnTeF9hZwGjNd4OHsZt1o3Q39dfSlyhrRUnrCBWXFXdD7z94Ngix8drYiulkbL81mnCkK26Ebr8kOkfFFlnU7XxC4gWWFXnA08+bQ2+d6YWsVgg8StvnyiM2KkZsesP2gADQstsKjR4BeHcazKkdPANh9QbmrgoEunRM1MYsFMzgguI2gPdxEVGvj6FX1H2nELybnjougilQ/9sodNGzSjwS8MM4gLjXp/EpSiXoALibmrh2kilWedwYcBG3YivIG4r9BCXd/C9sBVF8EjT3Cf3/rb1bhOk02Zo0tBrl24U+adzwolLi3p9Dksxbm1yDrZvXTsgnSbDE4cum3QjsYLYfSFqlPj1GcaLcWzTy08bM+1f2D6I55ph7NBhk2bklhC8N/I7JX59hsFafNoUkN/YwoAvjpOIK5s0I72G6A2S2yn1++N1l+HZKP/4bKvD7vwmEXe26IaghvhdktYq+QLC9ZXg3Sj35BwWiK15TiOu7dAMSQ0J+ySnVfIFBOtaf+1W+a8T+4qeUTxauRni1afslvBe6VcQqX31JXp1/D3fpWFzg7OJISs3Q736lO0S3Sv5AsI0L9+xR6agXr/tvi5gtl08u5WboV5+zoaJbpbL69WteHdZwO+f+nWnNan29QIBHPYW2q3cC/36k/ZMaLdc3q5vxbPrEvx60h1Ux3IBf25bDG0WboZ+/Vm7JrRbvm+vNFWx/fDLrMBSsauw3YdDCzWjwnLb/rOuMQKLsr6+0CjF9sAaVLW1YkNxmw8nlmhGkbW+hvYX48Qbx7yAOpMU24NGNwuss1DsJ2Ub4tESzSiy1vPUZt4V1jWq1//F1ABXVdcFlNiqu1mhF1UWexrdzFvAuu4CJbXHD2xMvVH3NH8zyqz1LLujvzY9T9q2vSuvbeAgAnYk3qmbmr8XZRZ7kt1RnBOF3fZfd7v6so7tQAJ2It2q25q/F6UWexzfYaITxX39u4N+f/L4u9rynA4nYAPKnbqzqZuRuND7WA6iO0tzoqgvLuDfjxyWI6/Ndh4BW9Fu1n1N3YvMlbYkc/y3fE+eNVPWlzNy9BP62qwHErAT6Wbd2NS9SF1pSziH99Lpo+YJ+3I+DsZHXprlKAK2I9yre5u6GckrvQ/o4+DDt/90UsBKvV2u93iCuH+BaQg3696m7kX6Uu9Cuvn7osePmiDxi/moOD/j5xCwJfWW3dfMvRAs9TqorgH//lFT4kkdu6ql4Px0Hj4A1Jt2X/P2QrPQq7C6Jvzj5wZ2WMfYI0bedFFy6CI6tJ45AJ6ot+62puxFpd9ne/4zN7l+tF7DJ7+KzmvZ6ctKjkzjiQPgl3rXbmzCVqjXeBZY85T3BH7487lNO3hb2Ym56wGAI+qdu7HZWlFigSeRtcx55+wf/3zyBppm2942AMAb9b7d2WytKLLCw9QChr/EBTzJvzttKH5ge+qdu7PZWlFmhQep+W+Cwx8XbKEZNq0pfWBn6s27s7laUWl9b7F5b4Tjjoj2UPkJsacP7Em9d7c2VSuKre85OOfNcNIS1TaqPhw+6QMbUm/enU3ViWrr02yXM+o0hNTRAxNTb9+tzdSKgsvT7JgT6jBk1MEDM1Pv353N1ImKy9PsmBPqMDTUqQNzU+/gnc3UiZLL02yZY+osJNShA5NTb+GdzdSIkusT7Zlj6jAE1JEDs1Pv4Z3N1IiS6xPtmRMBxTk/0pc6b2B+6l28tYkaUXJ9qk1zwr+491J932GhyxlYhnobb22iRtRcn2rXnHCv7alO16ebSYMGFqHex1ubqA81FyjbNifcS/v7E8dHO5CmDKxDvZV3NlEbai5QtmvO+Ffm9kRnwpCBxah3875maUPhtYn2zAX3wpwe6EoXL7AY9Wbe2RxtKLw22a4551qXy8MiKZMGFqPezvuq3IZq6zkn2jZX/OpyeZIncbLAgtS7enMVe1FlHa1EO+eaU2Eej3GlzhVYkHpbb6xeF6qso5ls21xRhxJDnSqwIvW+3lfBLlRZRzPVrrmmTsWfOlFgUeqtva+CXaiyjnaqbXNDHYsrdZjAwtTbe1sFm1BlHe1Uu+aOOhc/6iSBpak3+LYKNqHKOjqots0ddS5e1DkCa1Pv8H3V60KRZfRQbZt76mQcqCMENqHe6ruq1QX5AkZpNk0TdTRm6gCBDai3+bYqNUG+gDGqPdNGnY6ROj7MgwEb57xt0apSE+QLGKPaM43U8Ziow0NpDJkbnygxpkYzJh8Cyb7poQ5onDo5VMSghQmIFnfkPVih7ZLt0kWd0BB1aKggc972Hrq8pPFE2oT5267aL13UIQ1QRwYZBk9CG/u+pD2Yvuuq3dJJHVMndVzIp565P+okRNSx70vYhem7rtot3dRB9VBnhTzqWTuhjkVDnfqmhC2YvuWqrTJAHVUzdVCIpp6wPuq0BNSRbyq/B6t0WrRPBqnTaqNOCYHUw9VPnVg6deB7Sm7BKl0W7ZFx6sBaqDOCL/U82akTzKVOe0vJHVilyaItMk4d2C11QPCgniJ36kBTqcPeUXILFumxZHs0Ol5tfkZd1KFhmHp0oqnzzaTOekNHLQjswwItVmyMO+pMjNTxoZl6VBTUmedRJ72h5D7M3+LkLXFFHYUTdYy4o54QvW3+rVnqoLeT3IapG5y7Fc6oU3CmjhNP1ONQmbo3KdQh7ya5CzP3N3cj5PVESBwp1hyrOOpuJVBHvJnkJkzb3txNENGI0L4O8Y/qI/D5a5A0ejXqJoZSh7uZ5CZM2t755z++tb3Eibm9vhLfDuGcutOR1NluJbkHUzZ3/rnPek+ziqG5rSnM21Idq0cX5RiEU4e7k+QWTNnb2Uc++XUjCyqVm9/yKlUFd+o5CaMOdiPJLZixtZPPe/4bRxZUL7egNctKgLuwqZBTJ7uP5A5M2Nm5h1302sE11cqu0eTLhyu30a5HHe0uIhuwRhOnHnThq3tXUyo3oIHnQFejznZNb7FG5r9GDycec/Hru1dTJTegketQV6MOdzVHoUamv0YD553wEovoWkqN3IBWf/PoPOI1qONdynGmgfmv0L5557vMQvwzDF0t0OFxHN0HvQBhtFW4BHGaaWD60zcvbKpd4nVee41VqBYKDHsYyYiB19NFW4BTCheZRqU/f9+8B9kv27jFyxeQuELAW9TUq6lzVXBM4CrQqOTn75nb9HpHG7109ftj1wYEiht9LXWuuVyrv84zKvjJO+YwsjG5ihcvzi0yNcBZ8G5Ipk4zh3Ppt2lGxT55u4antNXESz9afMJLJ58obChjW2RS5xnLve6WLKMyn7lXvWM5YOrFa8RFBkRR75oA9jycsvUUUHJbjFF5Vwy5TdsU2ky9eJGwzIBA6n0Twx6Fc8wWrhV3RhgUNRdwQKYlli4TlBkQTL1zwpjrD429kWPJI4+yvvN0LUPfqqAvxSGzrlsqJDQggXrvBLKWndWC8RW2rXj0QcMvvKtsNBKtgRj7TbtwqYjUgBzq3ZNlqNzJmuLzlO8n9b+vsTZzOgKGKHvMum4t99SANOrdU9xkLcnu6kh1jknlyArTfdryFq7kHBqQSr1/JnCWGw0ZiGC2A7N0mOIFl+CTGnzQjm7qDTSX98h270VviZ55JaiQ5MXPJi6vqKC+ox8tMVHuosnt3IDeIn2ySlIhydQ1zCd1HnCBjlg9xBe1TY7+7PtHvF+ZzZz8nHortcSUq0qS2euYTOZI4ERvP+jcDc0u8X5ruhph5+qsdSyifIWCzF/KTBJnAod620HrWih3ie+7k2mDVruttjeeAgrFKFjKVDLHAm/6m0H3mhyk9PTnr390sC1sKVs2ZQWr1/frttCh9kuVylGymMlkDgcejPSB7rV6D+jlR97+9vHfn5w9YXQNk1qzqhc3HRxvvki5JHULmknqjODLeA8Ovvb7x7+/gAtY8fwOU3m5pJ3fiAl0zUthJTNEg8wpwT+mFtDWIP6Zee5SBHtrnvMwxKqVXZFlTSNxUCZwkE1HRneJOjTApa20PcngnkS2175JpmWEOrgPbmCz37SSZqaklojOv/n8jL5XuC709qnjL8aQxn5B7LlpomHppQ7tS/HlTShvgIroTOTxx97/uPPfx+a/2JcnH/zJwn2uV1VzvyD11DPVsHRSZ/al/AInlDVANfQF8vxjjz99nZ9f1F1NfH7N8n2uV1djtyD30DPduHRQ5/VthjXO6SvAi1zdJ+qqizc///uHf994qOLlWT+1dWZx8Y2bl959cySQxjU//MnF5zx6OVqMI2uugdpaBqGHZunmpIM6r29TLHJuN7FGjdd7+wZ77DANA99veqshHmfDK3lYjekZVp71RHDvGHw9tEo3Je3Ucf2YZJlTu42za17Ofrqpb/N0tmmZDcE1puq2YMMirNX0v/V9De8VXf09/FSezYK/v0YJhqObOq0fs6xzbV0tOP/AUl1rKaR31wWPuPHdLR8dK/H2aQeVfPy24Oyb+QetX6vg7q9L6XMxQJ3Wj2kWuoO2uDfpS0uR5bak6Z1tnzOV9vq0w3V8vEzi4SeG12Ix1hTk+epS9lgMU6f1a6KlAs9Kbsnhl7Yv7uaZl0V9Ht3plx86T6erVB/tfUCur+4IJmJA6y940jStGagocp/mLKv9a+2v6Pmb/tZyO0p1MrxUnHDLNH8Y+jmV6mfKRQP/nE+sdsN+PvxjYO1/q//64+319/y2AEORFyuINL5WHIqJNX8w7nhX6GTqxWNz9/NaYt/2PX1gHQefdFp6G3PK7fKK2kRMrIkT0ca7QC+TLx9baxjXIlv36Xk3z374ma416PaqPeRWguIWF5Nr3kS8TcjL/y0+Mu11AdU0Duv4bnYd/d+H3T11uv1mDDi/FfgTk2zaSBzMyF85E8xMT2FALR2jat3V3ut2fqLYV0Y/SdmizuwDAv8Jx8AxWGg+li4OG2gf1L12tpQlarqQKjDZoClYaj4WLw/7aJvTvba3zE9kv9EZcif+UOHh2lu/8nhsUST20Dykm21ygc+3vxF3ECTZlxCc7vhm22E8ukMBFtA397/z//l3magrmMZ5Vpw8FUTH29Lc9z++/WbkkhN17IGFqgY6J5+9EOD/GA/DJewUCfEeNfL1xw4a/Xn9i+DIFWdqOWlWrBvonX22QozjbMk6Q0q+Te94/cznya+C1/xnCDh9sK2hDcBGcHaXLFnHSZrllne8fOTpT9fdcZw82NjI+LMNvJGsTk7idPUMRw/wz8mUf57+DSnpapdCskIkLjV0AdMvrOhqytkFgUgWuxq7gdkjWNH1iLMJwpAsdjV6BbNJsB1GPxwJYy/DNzC7BJth7AH4Gr+BOYsAABjHDQwAgIDhAuYGBgBglOUC5goGAMCJ7ULmRgYAYIjxAuYKBgBghPkC5goGAKCbw/3LDQwAQC+XC5gbGACATj43MFcwAAADuIYBABDgAgYAQMDpAuYOBgCgh98FzB0MAEAz1wuYOxgAgFZcwAAAaPjewVzCAAA0cb6AuYIBAOjifhNzFQMA0IgrGAAAAS5gAAAUuIABAJDhGgYAIJ3v9cv9CwBAE+cLmBsYAIAG3vcvVzAAAA0CLmCuYAAA7oRcwNzAAABci7mAuYUBALgXeAtzDQMA0IC7GAAAmchrmIsYAIATsRcwNzAAACeCr2AuYQAAzoRfwtzCAABcib+KuYwBADiWcQtzEQMA8Czp/uUGBgDgUdoFzA0MAMCfvAuYGxgAgF+JFzA3MAAAr7iHAQAQSbyEuYcBADiVeyNzLQMA8EVwAXMDAwCguIC5ggEA0FzB6qIBAKhDchVzHwMAoLyEuYgBAHvT3sHcwwCAjamv4H/UGQAAoKC+f7+pYwAAQEZ9Cf9SBwEAgIb6Bn6kzgIAgDTqS/eFOg4AAHKob9w36kAAAEigvm4PqUMBACCb+u49pQ4GAIAU6gv3gjoaAABiqW/aa+p0AAAIor5ib6kDAgAghPqCvadOCACAAOrrtY06JQAA3Kkv12bqoAAAcKe+XHuoswIAwI36Uu2kjgsAAB/qG3WAOjIAAOzUt+kgdWwAALhRX6rj1MkBAGCgvkZN1OEBADBKfYeaqQMEAGCE+v70oM4QAIBu6svTizpHAAC6qC9OR+ooAQDooL42PamzBABghPr+9KbOEwCANuobM4I6UwAAhqkv0SDqWAEAuKa+KeOokwUA4IL6moymzhcAgEPqCzKBOmIAAN6pb8cs6pwBAHiivhgzqbMGAOCX+lLMps4bAIAn6otRQh06AADqu1BFnTsAYHPqi1BJnT0A6HEaCqmvQTF1/AAgxmEoo73/KlB3AACUOAtllFdfHeouAIDK30HIaZhNdumVo+4EAAhwFOoorrqy1M0AABGORKHsu64+dUcAIBMnoVDu9TYLdVcAIAuHoFDy3TYPdWMAIAFn4P8kFefdaPPJ7wYAaOx8En4VqbwNfK+u9QTHDwBiGx2An9//AFaZe8FhMYvzyxoAyrk7AOc+B/9ffdWrIWJd6/FIGgAqWvUYDL0UnCKJX+M67GkDQDnrnX/Bd8FzJJZwcha6Dp/xAIAqVjkAvxYYdPJfpWHIJXO1q3CaFgCoYIHjL+q0b8nCkIpk2QtwmhoAkFvg/Is45lNykCx8DR7xA4Da5EdfyPmek4Jm6etwaQIA6Ex06j0swfswl9QvK2IVns0AgHRDB5/m8HM+vuVlq+tZgmdDACDVLEef35FdpVZtRUuJaA8ARJvk2HM7q+uUKi5pURGdAoBA05x5Tsd0pTKFJS0qqlMAEKL0offzfIfDuV59wqLWFdcuAPBW+sj7//H2Y7lsdfAX2TIAcFT62PNa3Fg5UVXJi9tFZPcAwEPhI89xaQWqKVfg8hI6CAAmzkde18l3cE46LsfIMePT4hEquoUAYCI6A88+F7ycDpMHj2/RfQSAUZkH4df/n/ZCo1Vyxye3MICS1EdjWeS+lOB2AkA/9cFYFrmvJ7inANBFfSaWRe5rCu4rADRTn4dVEfvCgpsLAE3UZ2FVxL644AYDwC31OVjUXzjEvqyY1gJAI/UhWNRDMCH/YkpdZXji3VgAaKY+AGdB7Oty7i0AtFEffrMg9qU5txcAGqhPvlkQ+/qcewwA19SH3iyIfRPOjQaAU+rzbhbEvg/nXgPAMfVhNwti34pzuwHggPqkmwWx78a54wDwSn3MzYHYd+TedQB4pD7kpkDs+/LvPQD8T32+TYHY9+bffwDgJrhF8PgSNQgANqY+2IojdjyIGgcAW1IfadURO54EDQSADanPs/LIHW+ChgLAXtRH2QwIHm9ChgLAVtTn2AwIHUfc5wLAXtSH2AwIHafchwPANtTn1wTIHNfcJwTAFtRnV31kjnv+UwJgeeqDq7yczGnGCgJmBcDC1GfWDP6FFJ05HVmF56QAWJv6vJpA+AVMQ9biOSwAFqY+rCYQfQHTkBV5TgyANanPqQkEJ05HVuU8OABWoz6kJhCbOB1ZmvPwAFiJ+oCaQmzmjT2hYRNzniAAi1CfTRNw/rvAT49ubAr9mp7jBAFYhPpcmkD+Bfz4KRq2OMfRAjA/9ZE0Bcm1/PtBerYWx0kCMDn1eVRfUOCtn6Rly3GeKACzUh9GMwgJvPmj9G1NrlMFYErqc2gC7nE7PgqT85kFAFNSH0ATcI/b9WGYnNc0AJiO+viZgHvcvk/DAtxGAsBE1CdPYT/5uKft/DiswW0sAExCfeoU9pCPb9peT/t7IhbiOR4AilMfOLX9JeQbt9PTnh+KZfjOB4Dy1IdOcb8Ruabt87C3x2Il3kMCoCD1QVNaSNbOD/2ghyvynxJA4D/hHcV5RngvIAAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<PIL.Image.Image image mode=P size=1920x1080 at 0xA01C4F58>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "first_dilation = Image.fromarray(np.uint8(out_dma_array), mode='P')\n",
    "first_dilation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "2bce4085-b090-42db-904b-37b28d967f0b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# To save it for comparison later\n",
    "tempFile = Image.fromarray(np.uint8(first_dilation), mode='P')\n",
    "tempFile.save('dilaty_broky_peppers.png')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9006de2d-b995-404d-88ec-0c6cc7080d2a",
   "metadata": {},
   "source": [
    "Wait. Hold up. That looks wrong?\n",
    "\n",
    "Well esteemed reader, you wouldn't be incorrect. The issue at hand is that the image is actually warping across in an unknown fasion (which changes run by run). So, let's implement an image correction feature.\n",
    "\n",
    "For reasons unknown to us, this issue is not present during simulation, only on the notebook. Therefore, the issue is with the axi-stream somewhere"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "196c1447-5aa5-4f42-99cd-5fe2d63408c7",
   "metadata": {},
   "source": [
    "First, let's analyse our output better:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "30d464be-ca63-45ec-b117-d700313c3334",
   "metadata": {},
   "outputs": [],
   "source": [
    "#here we're going to analyse our output in more depth.\n",
    "\n",
    "length = 1920*1080\n",
    "op_1d = np.reshape(out_dma_array, length)\n",
    "ip_sh = in_dma_array.shape\n",
    "ip_1d = np.reshape(in_dma_array,ip_sh[0]*ip_sh[1]*ip_sh[2])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "177d0fcd-8b39-44ad-b0d2-8d66b63e6439",
   "metadata": {},
   "outputs": [],
   "source": [
    "# input, for some reason, we have to run this line by line or it hangs\n",
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0xF0)))#row start"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "33c7099d-8864-4cc3-b1b0-cd31181f7c95",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0xF0)))#row start"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "558b5911-1094-422f-8d9c-a342743393e1",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0x0F)))#row end"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a4528e4c-b4b7-4434-9805-28e70dfd5588",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(ip_1d, np.ones(ip_sh[0]*ip_sh[1]*ip_sh[2])*0x0F)))#row end"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5ef1ad5f-c515-4a9a-801b-b0343fb712b5",
   "metadata": {},
   "outputs": [],
   "source": [
    "#output\n",
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0xF0FF)))#row start\n",
    "\n",
    "# According to our analysis, the output has disappeared. So let's start again :D"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c41fabe2-33d1-4706-82ea-00df8a62d48a",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0xF000)))#row start "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "79901b00-c6d6-415f-8d16-a32f99af7a2a",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0x0FFF)))#row end   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dd24a629-dce9-45c5-b00d-b3aaf7c2c7fd",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.count_nonzero(np.equal(op_1d, np.ones(length)*0x0F00)))#row end   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cd9011fd-fdb5-448f-aae7-285ef82870a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "blank_img = allocate(shape=(img_size[1],img_size[0]), dtype=np.uint32)\n",
    "current_row = 0\n",
    "current_col = 0   "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af95e08a-cbf0-4c6f-9ecf-c1de71be736c",
   "metadata": {},
   "source": [
    "Since we are recreating the image, we are going to use good old maths and matrixs to work out what rows are correct or not. Remember how our bit file is called: \"dilation\"? Well, surprise, we have injected a parity bit into the end of each row to identify what's a row. \n",
    "\n",
    "Just to satisfy the superstitous bunch, please examine the Erosion one first as that goes into a bit of detail about how the issue is consistent."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0d80facb-f9d1-4cdd-927f-01f8bcac3d28",
   "metadata": {},
   "outputs": [],
   "source": [
    "#iterate through all pixels. Check where it's a row end pixel and grab the index\n",
    "row_inds = [i for i, x in enumerate(np.vectorize(lambda x: x==0x0FFF or x==0x0F00)(op_1d)) if x]\n",
    "correct_row_length   = 0\n",
    "incorrect_row_length = 0\n",
    "gt =0\n",
    "lt = 0\n",
    "sum_of_errors = 0\n",
    "for i in range(1,len(row_inds)):\n",
    "    if row_inds[i] - row_inds[i-1] ==1920:\n",
    "        #correct row length\n",
    "        correct_row_length +=1\n",
    "    else:\n",
    "        incorrect_row_length +=1\n",
    "        if row_inds[i] - row_inds[i-1] > 1920:\n",
    "            gt +=1\n",
    "            sum_of_errors += row_inds[i] - row_inds[i-1]\n",
    "        else:\n",
    "            lt +=1\n",
    "                                      \n",
    "print(\"There are \", correct_row_length,\" correct rows. \\n\")\n",
    "print(\"There are \", incorrect_row_length,\" incorrect rows. | LESS:\",lt,\"MORE:\",gt,\"SUM OF ERRORS:\",sum_of_errors, \"\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0f56df64-7cb3-4bad-ad12-4e081c2343cf",
   "metadata": {},
   "source": [
    "Damn, that's a lot of broken. Time to use a cursed algorithm to fix this. The main issue is that rows are not constant length due to the great warp. Therefore, we use interpolation to handle the missing / extra row values."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "caa90ae7-d580-4d5c-a77d-e89d5ea40bb9",
   "metadata": {},
   "outputs": [],
   "source": [
    "row_inds_prev = 0\n",
    "for row in range(0,len(row_inds)):\n",
    "    row_end_index = row_inds[row]\n",
    "    \n",
    "    \n",
    "    if row_end_index-row_inds_prev != 1920: #error in row length\n",
    "        \n",
    "        x = np.linspace(0, 1920, num=row_end_index-row_inds_prev) #intended start, intended end, number of values actually present\n",
    "        y = op_1d[row_inds_prev:row_end_index] #currnet values for that row\n",
    "        xnew = np.linspace(0, 1920, num=1920) #intended start, intended end, number of values we want\n",
    "        #print(len(x),\"|\",len(y),\"|\",len(xnew),\"\\n\")\n",
    "        ynew = np.interp(xnew, x, y) #interpolate using our data into the correct format\n",
    "        blank_img[row,:] = ynew #write this into an image\n",
    "    else:    \n",
    "        blank_img[row,:] =op_1d[row_inds_prev:row_end_index] #correct row length: dont need to interpolate!\n",
    "    row_inds_prev = row_end_index"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef8d1cd4-44b2-40b4-bc21-83b1d427e9e3",
   "metadata": {},
   "source": [
    "And now, for the moment you've all been waiting for,\n",
    "\n",
    "1,\n",
    "\n",
    "2,\n",
    "\n",
    "3,\n",
    "\n",
    "Ready?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ae27bd10-3a83-4ce0-80d1-0cadd6a81773",
   "metadata": {},
   "outputs": [],
   "source": [
    "Image.fromarray(np.uint8(blank_img), mode='P')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38815547-db5d-4065-8e0f-0a7abae9707e",
   "metadata": {},
   "source": [
    "You know what, it may not be perfect; but a win is a win. Let's save it so that we can compare externally in Windows using network mapping."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e1502c5-3fc4-4199-81d4-71d19b45fff7",
   "metadata": {},
   "source": [
    "## Comparison time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cd652fb3-1708-44c2-baf2-14a4330c86eb",
   "metadata": {},
   "outputs": [],
   "source": [
    "good_dilate = Image.fromarray(np.uint8(blank_img), mode='P')\n",
    "good_dilate.save('dilation_peppers.png')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cbd2a912-fb24-4ed6-a9e1-0744ce7cc18d",
   "metadata": {},
   "source": [
    "Now, time to directly compare a Computer Vision (CV) result againts our first result:\n",
    " \n",
    " Pinq is from CV, white is common and green is from first detection."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3e60462d-6d27-4e56-b63e-6e7eec998f9e",
   "metadata": {},
   "outputs": [],
   "source": [
    "cv_dilate = Image.open('CV_dilate .jpg')\n",
    "# cv_dilate = Image.open('Dilation/CV_dilate.jpg')\n",
    "\n",
    "cv_dilate_array = np.array(cv_dilate)\n",
    "first_dilate_array = np.array(first_dilation)\n",
    "\n",
    "comparison_image = np.dstack((cv_dilate_array, first_dilate_array, cv_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f9e52d67-1cdb-489e-9e2e-ab824e26c7c8",
   "metadata": {},
   "source": [
    "As seen, that is very different. Not ideal, now, let's display how much we've fixed it by using image correction:\n",
    "\n",
    "Pinq is the first dilate, white is common with the correction in green."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e5a480c7-3b2c-4656-a64e-bd2da348d00a",
   "metadata": {},
   "outputs": [],
   "source": [
    "good_dilate_array = np.array(good_dilate)\n",
    "\n",
    "comparison_image_correction = np.dstack((first_dilate_array, good_dilate_array, first_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image_correction))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6fdafab5-6622-4479-8530-dcc7fedcac8e",
   "metadata": {},
   "source": [
    "Again, a lot of change. Now, for the finale: let's see how close we are with our corrected to the original.\n",
    "\n",
    "The pinq is ours, white is common with green as CV implementation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a0ae7b59-d2a8-4586-9344-f4c52ecafa2e",
   "metadata": {},
   "outputs": [],
   "source": [
    "comparison_image_final = np.dstack((good_dilate_array, cv_dilate_array, good_dilate_array))\n",
    "\n",
    "Image.fromarray(np.uint8(comparison_image_final))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
