{
  "metadata": {
    "file_path": "/Users/id05309/Documents/tfm/mistral/mistral-markdown/2014/Evolutionary Synthesis of Cube Root Computational Circuit Using Graph Hybrid Estimation of Distribution Algorithm.md",
    "filename": "Evolutionary Synthesis of Cube Root Computational Circuit Using Graph Hybrid Estimation of Distribution Algorithm.md",
    "title": "Evolutionary Synthesis of Cube Root Computational Circuit Using Graph Hybrid Estimation of Distribution Algorithm",
    "year": "2014"
  },
  "references": {
    "header": "## References",
    "content": "[1] KOZA, J. R., BENNETT, F. H., FORREST, H., LOHN, J., DUNLAP, F., ANDRE, D., KEANE, M. A. Automated synthesis of computa-\n\ntional circuits using genetic programming. In Proceedings of IEEE Conference on Evolutionary Computation. Indianapolis (IN, USA), 1997, p. 447 - 452.\n[2] SAPARGALIYEV, Y., KALGANOVA, T. G. Unconstrained evolution of analog computational QR circuit with oscillating length representation. In Proceedings of the $8^{\\text {th }}$ International Conference on Evolvable Systems: From Biology to Hardware (ICES '08). Prague (Czech Republic), 2008, p. 1 - 10.\n[3] HANDA, H. Use of graph kernels in estimation of distribution algorithms. In IEEE Congress on Evolutionary Computation (CEC). Brisbane (QLD), 2012, p. 1 - 6.\n[4] KOZA, J. R., BENETT, F. H., ANDRE, D., KEANE, M. A. Automated WYSIWYG design of both the topology and component values of electrical circuits using genetic programming. In Proceedings of the First Annual Conference on Genetic Programming. Cambridge (MA, USA), 1996, p. 123 - 131.\n[5] GRIMBLEBY, J. B. Automatic analogue network synthesis using genetic algorithms. In Proceedings of the first international conference on genetic algorithms in engineering systems: Innovations and Applications (GALESIA). Sheffield (UK), 1995, p. 53 - 58.\n[6] LOHN, J. D., COLOMBANO, S. P. A circuit representation technique for automated circuit design. IEEE Transactions on Evolutionary Computation, 1999, vol. 3, no. 3, p. 205 - 219.\n[7] ZEBULUM, R. S., PACHECO, M. A., VELLASCO, M. M. Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. Florida (USA): CRC Press, 2001.\n[8] MATTIUSSI, C., FLOREANO, D. Analog genetic encoding for the evolution of circuits and networks. IEEE Transactions on Evolutionary Computation, 2007, vol. 11, no. 5, p. 596 - 607.\n[9] DAS, A., VEMURI, R. GAPSYS: A GA-Based tool for automated passive analog circuit synthesis. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). New Orleans (LA, USA), 2007, p. 2702 - 2705.\n[10] DAS, A., VEMURI, R. Topology synthesis of analog circuits based on adaptively generated building blocks. In Proceedings of IEEE/ACM Design Automation Conference (DAC). Anaheim (CA, USA), 2008, p. 44 - 49.\n[11] DAS, A., VEMURI, R. A graph grammar based approach to automated multiobjective analog circuit design. In Proceedings of Design, Automation, and Test in Europe (DATE). Nice (France), 2009, p. $700-705$.\n[12] MESQUITE, A., SALAZAR, F. A., CANAZJO, P. P. Chromosome representation through adjacency matrix in evolutionary circuits synthesis. In Proceedings of NASA/DoD Conference on Evolvable Hardware. Alexandria (VA, USA), 2002, p. 102 - 109.\n[13] SLEZÁK, J., ŠOTNER, R., PETRŽELA, J. On the derivation of piecewise-linear chaotic oscillators using simulated annealing method and Hopice. Przeglad Elektrotechniczny, 2011, vol. 87, no. 1, p. 262 - 265.\n[14] SLEZÁK, J., GÖTTHANS, T., DŘÍNOVSKÝ, J. Evolutionary synthesis of fractional capacitor using simulated annealing method. Radioengineering, 2012, vol. 21, no. 4, p. 1252 - 1259.\n[15] LARRAÑAGA, P., LOZANO, J. Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation. Norwell (MA, USA): Kluwer Academic Publishers, 2002.\n[16] MÜHLENBEIN, H., PAAß, G. From recombination of genes to the estimation of distributions I. binary parameters. Parallel Problem Solving from Nature (PPSN IV), 1996, vol. 1141, p. 178 - 187.\n[17] ZINCHENKO, L., MÜHLENBEIN, H., KUREICHINK, V., MAHNING, T. Application of the univariate marginal distribution algorithm to analog circuit design. In Proceedings of NASA/DoD Conference on Evolvable Hardware. Alexandria (VA, USA), 2002, p. 93 - 101.\n[18] TORRES, A., PONCE, E. E., TORRES, M. D., DIAZ, E., PADILLA, F. Comparison of two evolvable systems in the automated analog circuit synthesis. In Proceedings of Eighth Mexican International Conference on Artificial Intelligence (MICAI 2009). Guanajuato (Mexico), 2009, p. 3 - 8.",
    "references": [
      {
        "ref_id": "1",
        "text": "KOZA, J. R., BENNETT, F. H., FORREST, H., LOHN, J., DUNLAP, F., ANDRE, D., KEANE, M. A. Automated synthesis of computa-"
      },
      {
        "ref_id": "2",
        "text": "SAPARGALIYEV, Y., KALGANOVA, T. G. Unconstrained evolution of analog computational QR circuit with oscillating length representation. In Proceedings of the $8^{\\text {th }}$ International Conference on Evolvable Systems: From Biology to Hardware (ICES '08). Prague (Czech Republic), 2008, p. 1 - 10."
      },
      {
        "ref_id": "3",
        "text": "HANDA, H. Use of graph kernels in estimation of distribution algorithms. In IEEE Congress on Evolutionary Computation (CEC). Brisbane (QLD), 2012, p. 1 - 6."
      },
      {
        "ref_id": "4",
        "text": "KOZA, J. R., BENETT, F. H., ANDRE, D., KEANE, M. A. Automated WYSIWYG design of both the topology and component values of electrical circuits using genetic programming. In Proceedings of the First Annual Conference on Genetic Programming. Cambridge (MA, USA), 1996, p. 123 - 131."
      },
      {
        "ref_id": "5",
        "text": "GRIMBLEBY, J. B. Automatic analogue network synthesis using genetic algorithms. In Proceedings of the first international conference on genetic algorithms in engineering systems: Innovations and Applications (GALESIA). Sheffield (UK), 1995, p. 53 - 58."
      },
      {
        "ref_id": "6",
        "text": "LOHN, J. D., COLOMBANO, S. P. A circuit representation technique for automated circuit design. IEEE Transactions on Evolutionary Computation, 1999, vol. 3, no. 3, p. 205 - 219."
      },
      {
        "ref_id": "7",
        "text": "ZEBULUM, R. S., PACHECO, M. A., VELLASCO, M. M. Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. Florida (USA): CRC Press, 2001."
      },
      {
        "ref_id": "8",
        "text": "MATTIUSSI, C., FLOREANO, D. Analog genetic encoding for the evolution of circuits and networks. IEEE Transactions on Evolutionary Computation, 2007, vol. 11, no. 5, p. 596 - 607."
      },
      {
        "ref_id": "9",
        "text": "DAS, A., VEMURI, R. GAPSYS: A GA-Based tool for automated passive analog circuit synthesis. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). New Orleans (LA, USA), 2007, p. 2702 - 2705."
      },
      {
        "ref_id": "10",
        "text": "DAS, A., VEMURI, R. Topology synthesis of analog circuits based on adaptively generated building blocks. In Proceedings of IEEE/ACM Design Automation Conference (DAC). Anaheim (CA, USA), 2008, p. 44 - 49."
      },
      {
        "ref_id": "11",
        "text": "DAS, A., VEMURI, R. A graph grammar based approach to automated multiobjective analog circuit design. In Proceedings of Design, Automation, and Test in Europe (DATE). Nice (France), 2009, p. $700-705$."
      },
      {
        "ref_id": "12",
        "text": "MESQUITE, A., SALAZAR, F. A., CANAZJO, P. P. Chromosome representation through adjacency matrix in evolutionary circuits synthesis. In Proceedings of NASA/DoD Conference on Evolvable Hardware. Alexandria (VA, USA), 2002, p. 102 - 109."
      },
      {
        "ref_id": "13",
        "text": "SLEZÁK, J., ŠOTNER, R., PETRŽELA, J. On the derivation of piecewise-linear chaotic oscillators using simulated annealing method and Hopice. Przeglad Elektrotechniczny, 2011, vol. 87, no. 1, p. 262 - 265."
      },
      {
        "ref_id": "14",
        "text": "SLEZÁK, J., GÖTTHANS, T., DŘÍNOVSKÝ, J. Evolutionary synthesis of fractional capacitor using simulated annealing method. Radioengineering, 2012, vol. 21, no. 4, p. 1252 - 1259."
      },
      {
        "ref_id": "15",
        "text": "LARRAÑAGA, P., LOZANO, J. Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation. Norwell (MA, USA): Kluwer Academic Publishers, 2002."
      },
      {
        "ref_id": "16",
        "text": "MÜHLENBEIN, H., PAAß, G. From recombination of genes to the estimation of distributions I. binary parameters. Parallel Problem Solving from Nature (PPSN IV), 1996, vol. 1141, p. 178 - 187."
      },
      {
        "ref_id": "17",
        "text": "ZINCHENKO, L., MÜHLENBEIN, H., KUREICHINK, V., MAHNING, T. Application of the univariate marginal distribution algorithm to analog circuit design. In Proceedings of NASA/DoD Conference on Evolvable Hardware. Alexandria (VA, USA), 2002, p. 93 - 101."
      },
      {
        "ref_id": "18",
        "text": "TORRES, A., PONCE, E. E., TORRES, M. D., DIAZ, E., PADILLA, F. Comparison of two evolvable systems in the automated analog circuit synthesis. In Proceedings of Eighth Mexican International Conference on Artificial Intelligence (MICAI 2009). Guanajuato (Mexico), 2009, p. 3 - 8."
      }
    ],
    "reference_count": 18,
    "pattern_matched": "(?:^|\\n)#+\\s*References?\\s*\\n"
  },
  "tables": [
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "edge (resistor)",
        "vertex 1 (node 1)",
        "vertex 2 (node 2)"
      ],
      "rows": [
        [
          "$e_{1}\\left(R_{1}\\right)$",
          "$v_{0}\\left(n_{0}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$"
        ],
        [
          "$e_{2}\\left(R_{2}\\right)$",
          "$v_{0}\\left(n_{0}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$"
        ],
        [
          "$e_{3}\\left(R_{3}\\right)$",
          "$v_{0}\\left(n_{0}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$"
        ],
        [
          "$e_{4}\\left(R_{4}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$"
        ],
        [
          "$e_{5}\\left(R_{5}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$"
        ],
        [
          "$e_{6}\\left(R_{6}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$"
        ]
      ],
      "row_count": 6,
      "column_count": 3
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "hyperedge",
        "vertex 1",
        "vertex 2",
        "vertex 3"
      ],
      "rows": [
        [
          "$e_{1}\\left(Y_{1}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$"
        ],
        [
          "$e_{2}\\left(Y_{2}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$",
          "$v_{4}\\left(n_{4}\\right)$"
        ],
        [
          "$e_{3}\\left(Y_{3}\\right)$",
          "$v_{2}\\left(n_{2}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$",
          "$v_{4}\\left(n_{4}\\right)$"
        ],
        [
          "$e_{4}\\left(Y_{4}\\right)$",
          "$v_{1}\\left(n_{1}\\right)$",
          "$v_{3}\\left(n_{3}\\right)$",
          "$v_{4}\\left(n_{4}\\right)$"
        ]
      ],
      "row_count": 4,
      "column_count": 4
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "label (\"rotation\")",
        "1",
        "2",
        "3",
        "4",
        "5",
        "6"
      ],
      "rows": [
        [
          1,
          "B",
          "B",
          "C",
          "C",
          "E",
          "E"
        ],
        [
          2,
          "C",
          "E",
          "B",
          "E",
          "B",
          "C"
        ],
        [
          3,
          "E",
          "C",
          "E",
          "B",
          "C",
          "B"
        ]
      ],
      "row_count": 3,
      "column_count": 7
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "",
        "Tread 1",
        "",
        "",
        "",
        "",
        ""
      ],
      "rows": [
        [
          "id of run",
          1,
          2,
          3,
          4,
          5,
          ""
        ],
        [
          "cost value",
          6.88,
          5.42,
          20.6,
          44.2,
          4.05,
          ""
        ],
        [
          2,
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "id of run",
          1,
          2,
          3,
          4,
          5,
          ""
        ],
        [
          "cost value",
          47.1,
          21.7,
          35.4,
          6.53,
          4.99,
          ""
        ],
        [
          3,
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "id of run",
          1,
          2,
          3,
          4,
          5,
          ""
        ],
        [
          "cost value",
          6.15,
          7.65,
          1.44,
          5.67,
          1.91,
          ""
        ],
        [
          4,
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "id of run",
          1,
          2,
          3,
          4,
          5,
          ""
        ],
        [
          "cost value",
          3.92,
          8.9,
          85.5,
          26.3,
          8.78,
          ""
        ]
      ],
      "row_count": 11,
      "column_count": 7
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "R1 1 15 4.7e+05",
        "Rg3 3 0 1e9"
      ],
      "rows": [
        [
          2265.602,
          44019
        ],
        [
          3461.504,
          55019
        ],
        [
          46116.802,
          66019
        ],
        [
          58112.704,
          77019
        ],
        [
          610164.703,
          88019
        ],
        [
          1054,
          99019
        ],
        [
          23111,
          1010019
        ],
        [
          321412,
          1111019
        ],
        [
          41537,
          1212019
        ],
        [
          54149,
          1313019
        ],
        [
          661412,
          1414019
        ],
        [
          7802,
          1515019
        ],
        [
          8740,
          1616019
        ],
        [
          91108,
          1113
        ],
        [
          101180,
          2013
        ],
        [
          111390,
          ".options TRTOL $=7$"
        ],
        [
          129160,
          ".model bjtnpn npn"
        ],
        [
          136114,
          ".model bjtnnp pnp"
        ],
        [
          144109,
          10
        ],
        [
          151668,
          10
        ],
        [
          1614158,
          1001
        ],
        [
          "Rn1 12 nvccn 1e-3",
          ".dc vin -0.25 0.25 0.025"
        ],
        [
          "Rp1 10 nvccp 1e-3",
          0.2
        ],
        [
          11019,
          ".end"
        ],
        [
          22019,
          ""
        ]
      ],
      "row_count": 25,
      "column_count": 2
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "method",
        "best cost",
        "objective function evaluations"
      ],
      "rows": [
        [
          "GP",
          1.68,
          376
        ],
        [
          "GA OLG",
          2.27,
          46
        ],
        [
          "GhEDA",
          1.44,
          1.56
        ]
      ],
      "row_count": 3,
      "column_count": 3
    },
    {
      "table_number": null,
      "table_title": null,
      "headers": [
        "method",
        "GP",
        "GA OLG",
        "GhEDA"
      ],
      "rows": [
        [
          "number of transistors",
          36,
          24,
          14
        ],
        [
          "number of resistors",
          12,
          12,
          7
        ],
        [
          "number of diodes",
          2,
          2,
          0
        ]
      ],
      "row_count": 3,
      "column_count": 4
    }
  ]
}