# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model tx_top
.inputs clk btnu sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7] btnc
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] tx_out
.names $false
.names $true
1
.names $undef
.subckt INV I=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A O=reset
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3284
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A O=$0\btnc_r[0:0]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3285
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[0]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3286
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[1]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[2]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3288
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[3]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[4]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3290
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[5]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[6]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=$abc$3283$not$uart/tx_top.sv:67$4_Y[7]
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$3415 O=$iopadmap$clk
.cname $auto$clkbufmap.cc:261:execute$3414
.subckt FDRE C=$iopadmap$clk CE=$true D=$0\btnc_r[0:0] Q=btnc_r R=$false
.cname $auto$ff.cc:262:slice$2591
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=btnc_r Q=btnc_r2 R=$false
.cname $auto$ff.cc:262:slice$2592
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt IBUF I=btnc O=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A
.cname $iopadmap$tx_top.btnc
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btnu O=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A
.cname $iopadmap$tx_top.btnu
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk O=$auto$clkbufmap.cc:262:execute$3415
.cname $iopadmap$tx_top.clk
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=led[0]
.cname $iopadmap$tx_top.led
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=led[1]
.cname $iopadmap$tx_top.led_1
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=led[2]
.cname $iopadmap$tx_top.led_2
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=led[3]
.cname $iopadmap$tx_top.led_3
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=led[4]
.cname $iopadmap$tx_top.led_4
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=led[5]
.cname $iopadmap$tx_top.led_5
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=led[6]
.cname $iopadmap$tx_top.led_6
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=led[7]
.cname $iopadmap$tx_top.led_7
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[0] O=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A
.cname $iopadmap$tx_top.sw
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[1] O=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A
.cname $iopadmap$tx_top.sw_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[2] O=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A
.cname $iopadmap$tx_top.sw_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[3] O=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A
.cname $iopadmap$tx_top.sw_3
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[4] O=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A
.cname $iopadmap$tx_top.sw_4
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[5] O=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A
.cname $iopadmap$tx_top.sw_5
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[6] O=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A
.cname $iopadmap$tx_top.sw_6
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[7] O=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A
.cname $iopadmap$tx_top.sw_7
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$tx_out O=tx_out
.cname $iopadmap$tx_top.tx_out
.attr keep 00000000000000000000000000000001
.subckt debounce clk=$iopadmap$clk debounced=send_character noisy=btnc_r2 reset=reset
.cname debounce_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:55.14-60.6"
.subckt tx Din[0]=$abc$3283$not$uart/tx_top.sv:67$4_Y[0] Din[1]=$abc$3283$not$uart/tx_top.sv:67$4_Y[1] Din[2]=$abc$3283$not$uart/tx_top.sv:67$4_Y[2] Din[3]=$abc$3283$not$uart/tx_top.sv:67$4_Y[3] Din[4]=$abc$3283$not$uart/tx_top.sv:67$4_Y[4] Din[5]=$abc$3283$not$uart/tx_top.sv:67$4_Y[5] Din[6]=$abc$3283$not$uart/tx_top.sv:67$4_Y[6] Din[7]=$abc$3283$not$uart/tx_top.sv:67$4_Y[7] Reset=reset Send=send_character Sout=$iopadmap$tx_out clk=$iopadmap$clk
.cname tx_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:63.8-70.6"
.end

.model $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
.inputs clk reset increment
.outputs rolling_over count[0] count[1] count[2] count[3] count[4] count[5] count[6] count[7] count[8] count[9] count[10] count[11] count[12] count[13] count[14] count[15] count[16] count[17] count[18]
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[4] I1=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[0] I2=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[1] I3=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[2] I4=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[3] O=rolling_over
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$false O=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 S=count[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count[0] I1=count[1] I2=count[2] I3=count[3] I4=count[4] I5=count[15] O=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 S=count[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 I1=$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[4] S=count[13]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT4 I0=count[5] I1=count[8] I2=count[17] I3=count[18] O=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3237
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1000000000000000
.subckt LUT2 I0=count[11] I1=count[12] O=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[1]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3238
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0001
.subckt LUT2 I0=count[14] I1=increment O=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[2]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3239
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT4 I0=count[6] I1=count[7] I2=count[9] I3=count[10] O=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[3]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3240
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT6 I0=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[0] I1=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[1] I2=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[2] I3=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[3] I4=$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[4] I5=reset O=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3241
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111110000000000000000000000000000000
.subckt INV I=count[0] O=$auto$alumacc.cc:485:replace_alu$2155.X[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3242
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=$auto$alumacc.cc:485:replace_alu$2155.CO[0] CO[1]=$auto$alumacc.cc:485:replace_alu$2155.CO[1] CO[2]=$auto$alumacc.cc:485:replace_alu$2155.CO[2] CO[3]=$auto$alumacc.cc:485:replace_alu$2155.CO[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2155.Y[0] O[1]=$auto$alumacc.cc:485:replace_alu$2155.Y[1] O[2]=$auto$alumacc.cc:485:replace_alu$2155.Y[2] O[3]=$auto$alumacc.cc:485:replace_alu$2155.Y[3] S[0]=$auto$alumacc.cc:485:replace_alu$2155.X[0] S[1]=count[1] S[2]=count[2] S[3]=count[3]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2155.CO[3] CO[0]=$auto$alumacc.cc:485:replace_alu$2155.CO[4] CO[1]=$auto$alumacc.cc:485:replace_alu$2155.CO[5] CO[2]=$auto$alumacc.cc:485:replace_alu$2155.CO[6] CO[3]=$auto$alumacc.cc:485:replace_alu$2155.CO[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2155.Y[4] O[1]=$auto$alumacc.cc:485:replace_alu$2155.Y[5] O[2]=$auto$alumacc.cc:485:replace_alu$2155.Y[6] O[3]=$auto$alumacc.cc:485:replace_alu$2155.Y[7] S[0]=count[4] S[1]=count[5] S[2]=count[6] S[3]=count[7]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2155.CO[7] CO[0]=$auto$alumacc.cc:485:replace_alu$2155.CO[8] CO[1]=$auto$alumacc.cc:485:replace_alu$2155.CO[9] CO[2]=$auto$alumacc.cc:485:replace_alu$2155.CO[10] CO[3]=$auto$alumacc.cc:485:replace_alu$2155.CO[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2155.Y[8] O[1]=$auto$alumacc.cc:485:replace_alu$2155.Y[9] O[2]=$auto$alumacc.cc:485:replace_alu$2155.Y[10] O[3]=$auto$alumacc.cc:485:replace_alu$2155.Y[11] S[0]=count[8] S[1]=count[9] S[2]=count[10] S[3]=count[11]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2155.CO[11] CO[0]=$auto$alumacc.cc:485:replace_alu$2155.CO[12] CO[1]=$auto$alumacc.cc:485:replace_alu$2155.CO[13] CO[2]=$auto$alumacc.cc:485:replace_alu$2155.CO[14] CO[3]=$auto$alumacc.cc:485:replace_alu$2155.CO[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2155.Y[12] O[1]=$auto$alumacc.cc:485:replace_alu$2155.Y[13] O[2]=$auto$alumacc.cc:485:replace_alu$2155.Y[14] O[3]=$auto$alumacc.cc:485:replace_alu$2155.Y[15] S[0]=count[12] S[1]=count[13] S[2]=count[14] S[3]=count[15]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2155.CO[15] CO[0]=$auto$alumacc.cc:485:replace_alu$2155.CO[16] CO[1]=$auto$alumacc.cc:485:replace_alu$2155.CO[17] CO[2]=$auto$alumacc.cc:485:replace_alu$2155.CO[18] CO[3]=$auto$alumacc.cc:485:replace_alu$2155.genblk1.C[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2155.Y[16] O[1]=$auto$alumacc.cc:485:replace_alu$2155.Y[17] O[2]=$auto$alumacc.cc:485:replace_alu$2155.Y[18] O[3]=$auto$alumacc.cc:485:replace_alu$2155.genblk1.O[19] S[0]=count[16] S[1]=count[17] S[2]=count[18] S[3]=$false
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[0] Q=count[0] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3024
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[1] Q=count[1] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3025
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[2] Q=count[2] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3026
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[3] Q=count[3] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3027
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[4] Q=count[4] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3028
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[5] Q=count[5] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3029
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[6] Q=count[6] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3030
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[7] Q=count[7] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3031
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[8] Q=count[8] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3032
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[9] Q=count[9] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3033
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[10] Q=count[10] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3034
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[11] Q=count[11] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3035
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[12] Q=count[12] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3036
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[13] Q=count[13] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3037
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[14] Q=count[14] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3038
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[15] Q=count[15] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3039
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[16] Q=count[16] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3040
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[17] Q=count[17] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3041
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=$auto$alumacc.cc:485:replace_alu$2155.Y[18] Q=count[18] R=$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y
.cname $auto$ff.cc:262:slice$3042
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.conn reset $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[5]
.conn count[1] $auto$alumacc.cc:485:replace_alu$2155.X[1]
.conn count[2] $auto$alumacc.cc:485:replace_alu$2155.X[2]
.conn count[3] $auto$alumacc.cc:485:replace_alu$2155.X[3]
.conn count[4] $auto$alumacc.cc:485:replace_alu$2155.X[4]
.conn count[5] $auto$alumacc.cc:485:replace_alu$2155.X[5]
.conn count[6] $auto$alumacc.cc:485:replace_alu$2155.X[6]
.conn count[7] $auto$alumacc.cc:485:replace_alu$2155.X[7]
.conn count[8] $auto$alumacc.cc:485:replace_alu$2155.X[8]
.conn count[9] $auto$alumacc.cc:485:replace_alu$2155.X[9]
.conn count[10] $auto$alumacc.cc:485:replace_alu$2155.X[10]
.conn count[11] $auto$alumacc.cc:485:replace_alu$2155.X[11]
.conn count[12] $auto$alumacc.cc:485:replace_alu$2155.X[12]
.conn count[13] $auto$alumacc.cc:485:replace_alu$2155.X[13]
.conn count[14] $auto$alumacc.cc:485:replace_alu$2155.X[14]
.conn count[15] $auto$alumacc.cc:485:replace_alu$2155.X[15]
.conn count[16] $auto$alumacc.cc:485:replace_alu$2155.X[16]
.conn count[17] $auto$alumacc.cc:485:replace_alu$2155.X[17]
.conn count[18] $auto$alumacc.cc:485:replace_alu$2155.X[18]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[0] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[0]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[1] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[1]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[2] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[2]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[3] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[3]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[4] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[4]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[5] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[5]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[6] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[6]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[7] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[7]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[8] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[8]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[9] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[9]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[10] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[10]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[11] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[11]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[12] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[12]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[13] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[13]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[14] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[14]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[15] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[15]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[16] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[16]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[17] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[17]
.conn $auto$alumacc.cc:485:replace_alu$2155.CO[18] $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[18]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[0] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[0]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[1] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[1]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[2] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[2]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[3] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[3]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[4] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[4]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[5] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[5]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[6] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[6]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[7] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[7]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[8] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[8]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[9] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[9]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[10] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[10]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[11] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[11]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[12] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[12]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[13] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[13]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[14] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[14]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[15] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[15]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[16] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[16]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[17] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[17]
.conn $auto$alumacc.cc:485:replace_alu$2155.Y[18] $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[18]
.end

.model debounce
.inputs clk reset noisy
.outputs debounced
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=timerDone I1=cs[2] I2=cs[0] I3=reset I4=noisy O=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3244
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000111101000000000000000000
.subckt LUT5 I0=timerDone I1=cs[3] I2=cs[1] I3=reset I4=noisy O=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3245
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000000000000011110100
.subckt LUT6 I0=cs[2] I1=timerDone I2=cs[3] I3=cs[1] I4=reset I5=noisy O=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3246
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000111111111111100000000000000000000000000000000000
.subckt LUT6 I0=timerDone I1=cs[3] I2=noisy I3=cs[0] I4=cs[2] I5=reset O=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3247
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111100001111000011110000111100001000
.subckt LUT3 I0=cs[2] I1=cs[3] I2=reset O=clrTimer
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3248
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00000001
.subckt LUT3 I0=cs[3] I1=cs[1] I2=reset O=debounced
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00001110
.subckt FDRE C=clk CE=$true D=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0] Q=cs[0] R=$false
.cname $auto$ff.cc:262:slice$2942
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1] Q=cs[1] R=$false
.cname $auto$ff.cc:262:slice$2943
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2] Q=cs[2] R=$false
.cname $auto$ff.cc:262:slice$2944
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3] Q=cs[3] R=$false
.cname $auto$ff.cc:262:slice$2945
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter clk=clk count[0]=count[0] count[1]=count[1] count[2]=count[2] count[3]=count[3] count[4]=count[4] count[5]=count[5] count[6]=count[6] count[7]=count[7] count[8]=count[8] count[9]=count[9] count[10]=count[10] count[11]=count[11] count[12]=count[12] count[13]=count[13] count[14]=count[14] count[15]=count[15] count[16]=count[16] count[17]=count[17] count[18]=count[18] increment=$true reset=clrTimer rolling_over=timerDone
.cname timer
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/debounce.sv:86.31-86.121"
.end

.model tx
.inputs clk Reset Send Din[0] Din[1] Din[2] Din[3] Din[4] Din[5] Din[6] Din[7]
.outputs Sent Sout
.names $false
.names $true
1
.names $undef
.subckt LUT6 I0=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[0] I1=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[1] I2=cs[1] I3=cs[4] I4=Send I5=Reset O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3251
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000011111111100000001000000010000000
.subckt LUT6 I0=count[8] I1=count[9] I2=count[11] I3=count[13] I4=count[10] I5=count[6] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[0] S=count[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count[0] I1=count[1] I2=count[2] I3=count[5] I4=count[7] I5=count[3] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[1] S=count[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[1] I1=cs[2] I2=cs[5] I3=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[0] I4=$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[1] I5=Reset O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3254
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010001000111100001111000011110000
.subckt LUT4 I0=bitCount[3] I1=bitCount[0] I2=bitCount[2] I3=bitCount[1] O=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3255
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0100000000000000
.subckt LUT4 I0=cs[0] I1=cs[4] I2=Send I3=Reset O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3256
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1111111100001110
.subckt LUT5 I0=cs[5] I1=cs[1] I2=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] I3=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] I4=Reset O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3257
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000001010110011001100
.subckt MUXF7 I0=$false I1=$false O=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 S=count[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count[0] I1=count[5] I2=count[8] I3=count[9] I4=count[10] I5=count[3] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 S=count[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] S=count[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT6 I0=count[1] I1=count[2] I2=count[7] I3=count[11] I4=count[13] I5=count[6] O=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3259
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT5 I0=startBit I1=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[1] I2=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] I3=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] I4=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[7] O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3260
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10111111111111111010000000000000
.subckt LUT2 I0=Reset I1=cs[2] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3261
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset I1=cs[3] O=startBit
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3262
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT5 I0=$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[2] I1=Send I2=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] I3=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] I4=startBit O=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3263
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10001111111111111000100010001000
.subckt LUT2 I0=Reset I1=cs[0] O=$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3264
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT3 I0=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] I1=$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] I2=$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[2] O=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3265
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 11111000
.subckt LUT6 I0=Reset I1=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[1] I2=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[2] I3=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[3] I4=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[4] I5=cs[3] O=clrBit
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3266
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count[0] I1=count[1] I2=count[2] I3=count[5] I4=count[10] I5=count[3] O=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3267
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT2 I0=count[13] I1=count[4] O=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3268
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count[6] I1=count[12] O=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3269
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1000
.subckt LUT4 I0=count[7] I1=count[8] I2=count[9] I3=count[11] O=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3270
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT5 I0=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[4] I1=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[1] I2=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[2] I3=$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[3] I4=$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[4] O=incBit
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3271
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT6 I0=bitCount[3] I1=bitCount[0] I2=bitCount[2] I3=bitCount[1] I4=cs[2] I5=Reset O=$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3272
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010111111111111110000000000000000
.subckt LUT2 I0=Reset I1=cs[4] O=Sent
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT3 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[3] I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[4] I2=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[5] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 10010110
.subckt MUXF7 I0=$true I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 S=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT3 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[0] I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[1] I2=bitCount[1] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:79.45-79.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[0] I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[1] I2=bitCount[1] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt MUXF7 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 S=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 I1=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 O=$abc$3250$procmux$1925_Y S=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT2 I0=Din[0] I1=Din[1] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1001
.subckt LUT2 I0=Din[6] I1=Din[7] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0110
.subckt LUT4 I0=Din[2] I1=Din[3] I2=Din[4] I3=Din[5] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[5]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3277
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0110100110010110
.subckt LUT2 I0=Reset I1=cs[5] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3278
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT6 I0=Din[6] I1=Din[2] I2=Din[7] I3=Din[3] I4=bitCount[0] I5=bitCount[2] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din[4] I1=Din[0] I2=Din[5] I3=Din[1] I4=bitCount[0] I5=bitCount[2] O=$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt INV I=bitCount[0] O=$auto$alumacc.cc:485:replace_alu$2161.X[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3281
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count[0] O=$auto$alumacc.cc:485:replace_alu$2158.X[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3282
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=$auto$alumacc.cc:485:replace_alu$2158.CO[0] CO[1]=$auto$alumacc.cc:485:replace_alu$2158.CO[1] CO[2]=$auto$alumacc.cc:485:replace_alu$2158.CO[2] CO[3]=$auto$alumacc.cc:485:replace_alu$2158.CO[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2158.Y[0] O[1]=$auto$alumacc.cc:485:replace_alu$2158.Y[1] O[2]=$auto$alumacc.cc:485:replace_alu$2158.Y[2] O[3]=$auto$alumacc.cc:485:replace_alu$2158.Y[3] S[0]=$auto$alumacc.cc:485:replace_alu$2158.X[0] S[1]=count[1] S[2]=count[2] S[3]=count[3]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2158.CO[3] CO[0]=$auto$alumacc.cc:485:replace_alu$2158.CO[4] CO[1]=$auto$alumacc.cc:485:replace_alu$2158.CO[5] CO[2]=$auto$alumacc.cc:485:replace_alu$2158.CO[6] CO[3]=$auto$alumacc.cc:485:replace_alu$2158.CO[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2158.Y[4] O[1]=$auto$alumacc.cc:485:replace_alu$2158.Y[5] O[2]=$auto$alumacc.cc:485:replace_alu$2158.Y[6] O[3]=$auto$alumacc.cc:485:replace_alu$2158.Y[7] S[0]=count[4] S[1]=count[5] S[2]=count[6] S[3]=count[7]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2158.CO[7] CO[0]=$auto$alumacc.cc:485:replace_alu$2158.CO[8] CO[1]=$auto$alumacc.cc:485:replace_alu$2158.CO[9] CO[2]=$auto$alumacc.cc:485:replace_alu$2158.CO[10] CO[3]=$auto$alumacc.cc:485:replace_alu$2158.CO[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2158.Y[8] O[1]=$auto$alumacc.cc:485:replace_alu$2158.Y[9] O[2]=$auto$alumacc.cc:485:replace_alu$2158.Y[10] O[3]=$auto$alumacc.cc:485:replace_alu$2158.Y[11] S[0]=count[8] S[1]=count[9] S[2]=count[10] S[3]=count[11]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$2158.CO[11] CO[0]=$auto$alumacc.cc:485:replace_alu$2158.CO[12] CO[1]=$auto$alumacc.cc:485:replace_alu$2158.CO[13] CO[2]=$auto$alumacc.cc:485:replace_alu$2158.genblk1.C[14] CO[3]=$auto$alumacc.cc:485:replace_alu$2158.genblk1.C[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2158.Y[12] O[1]=$auto$alumacc.cc:485:replace_alu$2158.Y[13] O[2]=$auto$alumacc.cc:485:replace_alu$2158.genblk1.O[14] O[3]=$auto$alumacc.cc:485:replace_alu$2158.genblk1.O[15] S[0]=count[12] S[1]=count[13] S[2]=$false S[3]=$false
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$false CO[0]=$auto$alumacc.cc:485:replace_alu$2161.CO[0] CO[1]=$auto$alumacc.cc:485:replace_alu$2161.CO[1] CO[2]=$auto$alumacc.cc:485:replace_alu$2161.CO[2] CO[3]=$auto$alumacc.cc:485:replace_alu$2161.CO[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$2161.Y[0] O[1]=$auto$alumacc.cc:485:replace_alu$2161.Y[1] O[2]=$auto$alumacc.cc:485:replace_alu$2161.Y[2] O[3]=$auto$alumacc.cc:485:replace_alu$2161.Y[3] S[0]=$auto$alumacc.cc:485:replace_alu$2161.X[0] S[1]=bitCount[1] S[2]=bitCount[2] S[3]=bitCount[3]
.cname $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:44.25-44.37|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0] Q=cs[0] R=$false
.cname $auto$ff.cc:262:slice$2733
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1] Q=cs[1] R=$false
.cname $auto$ff.cc:262:slice$2734
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2] Q=cs[2] R=$false
.cname $auto$ff.cc:262:slice$2735
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3] Q=cs[3] R=$false
.cname $auto$ff.cc:262:slice$2736
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4] Q=cs[4] R=$false
.cname $auto$ff.cc:262:slice$2737
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5] Q=cs[5] R=$false
.cname $auto$ff.cc:262:slice$2738
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[0] Q=count[0] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2742
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[1] Q=count[1] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2743
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[2] Q=count[2] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2744
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[3] Q=count[3] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2745
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[4] Q=count[4] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2746
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[5] Q=count[5] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2747
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[6] Q=count[6] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2748
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[7] Q=count[7] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2749
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[8] Q=count[8] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2750
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[9] Q=count[9] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2751
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[10] Q=count[10] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2752
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[11] Q=count[11] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2753
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[12] Q=count[12] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2754
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$2158.Y[13] Q=count[13] R=$abc$3250$logic_or$uart/tx.sv:31$6_Y
.cname $auto$ff.cc:262:slice$2755
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit D=$auto$alumacc.cc:485:replace_alu$2161.Y[0] Q=bitCount[0] R=clrBit
.cname $auto$ff.cc:262:slice$2793
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit D=$auto$alumacc.cc:485:replace_alu$2161.Y[1] Q=bitCount[1] R=clrBit
.cname $auto$ff.cc:262:slice$2794
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit D=$auto$alumacc.cc:485:replace_alu$2161.Y[2] Q=bitCount[2] R=clrBit
.cname $auto$ff.cc:262:slice$2795
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit D=$auto$alumacc.cc:485:replace_alu$2161.Y[3] Q=bitCount[3] R=clrBit
.cname $auto$ff.cc:262:slice$2796
.attr always_ff 00000000000000000000000000000001
.attr is_scc "1"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$abc$3250$procmux$1925_Y Q=Sout R=startBit
.cname $auto$ff.cc:262:slice$2797
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:48.5-56.23|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.conn $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[0]
.conn $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[1]
.conn Reset $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[0]
.conn cs[3] $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[5]
.conn startBit $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[0]
.conn $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[7] $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[4]
.conn $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[4] $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[0]
.conn $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[1] $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[1]
.conn $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[2] $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[2]
.conn $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[3] $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[3]
.conn cs[1] $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[2]
.conn cs[4] $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[3]
.conn Send $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[4]
.conn Reset $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[5]
.conn bitCount[1] $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[2]
.conn count[1] $auto$alumacc.cc:485:replace_alu$2158.X[1]
.conn count[2] $auto$alumacc.cc:485:replace_alu$2158.X[2]
.conn count[3] $auto$alumacc.cc:485:replace_alu$2158.X[3]
.conn count[4] $auto$alumacc.cc:485:replace_alu$2158.X[4]
.conn count[5] $auto$alumacc.cc:485:replace_alu$2158.X[5]
.conn count[6] $auto$alumacc.cc:485:replace_alu$2158.X[6]
.conn count[7] $auto$alumacc.cc:485:replace_alu$2158.X[7]
.conn count[8] $auto$alumacc.cc:485:replace_alu$2158.X[8]
.conn count[9] $auto$alumacc.cc:485:replace_alu$2158.X[9]
.conn count[10] $auto$alumacc.cc:485:replace_alu$2158.X[10]
.conn count[11] $auto$alumacc.cc:485:replace_alu$2158.X[11]
.conn count[12] $auto$alumacc.cc:485:replace_alu$2158.X[12]
.conn count[13] $auto$alumacc.cc:485:replace_alu$2158.X[13]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[0] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[0]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[1] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[1]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[2] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[2]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[3] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[3]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[4] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[4]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[5] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[5]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[6] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[6]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[7] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[7]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[8] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[8]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[9] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[9]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[10] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[10]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[11] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[11]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[12] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[12]
.conn $auto$alumacc.cc:485:replace_alu$2158.CO[13] $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[13]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[0] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[0]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[1] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[1]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[2] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[2]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[3] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[3]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[4] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[4]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[5] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[5]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[6] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[6]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[7] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[7]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[8] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[8]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[9] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[9]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[10] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[10]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[11] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[11]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[12] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[12]
.conn $auto$alumacc.cc:485:replace_alu$2158.Y[13] $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[13]
.conn bitCount[1] $auto$alumacc.cc:485:replace_alu$2161.X[1]
.conn bitCount[2] $auto$alumacc.cc:485:replace_alu$2161.X[2]
.conn bitCount[3] $auto$alumacc.cc:485:replace_alu$2161.X[3]
.end
