Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 13:51:27 2024
| Host         : DESKTOP-TH2FPTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (3)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (3)
---------------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 3.475ns (47.655%)  route 3.817ns (52.345%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a2_IBUF_inst/O
                         net (fo=6, routed)           1.121     1.939    a2_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.053     1.992 f  s3_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.314     2.306    s3_OBUF_inst_i_3_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.053     2.359 r  s3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.131     2.490    s3_OBUF_inst_i_5_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  s3_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.883     3.427    s3_OBUF_inst_i_2_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.053     3.480 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.368     4.848    s3_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.444     7.292 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     7.292    s3
    N17                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            s5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 3.472ns (48.190%)  route 3.732ns (51.810%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a2_IBUF_inst/O
                         net (fo=6, routed)           1.121     1.939    a2_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.053     1.992 f  s3_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.314     2.306    s3_OBUF_inst_i_3_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.053     2.359 r  s3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.131     2.490    s3_OBUF_inst_i_5_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  s3_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.770     3.314    s3_OBUF_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     3.367 r  s5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.396     4.763    s5_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.441     7.204 r  s5_OBUF_inst/O
                         net (fo=0)                   0.000     7.204    s5
    T19                                                               r  s5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            s4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 3.457ns (48.821%)  route 3.624ns (51.179%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a2_IBUF_inst/O
                         net (fo=6, routed)           1.121     1.939    a2_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.053     1.992 f  s3_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.314     2.306    s3_OBUF_inst_i_3_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.053     2.359 r  s3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.131     2.490    s3_OBUF_inst_i_5_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  s3_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.773     3.317    s3_OBUF_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.053     3.370 r  s4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.285     4.654    s4_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.426     7.080 r  s4_OBUF_inst/O
                         net (fo=0)                   0.000     7.080    s4
    P16                                                               r  s4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.491ns (50.937%)  route 3.362ns (49.063%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a2_IBUF_inst/O
                         net (fo=6, routed)           1.121     1.939    a2_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.053     1.992 f  s3_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.314     2.306    s3_OBUF_inst_i_3_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.053     2.359 r  s3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.131     2.490    s3_OBUF_inst_i_5_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  s3_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.560     3.104    s3_OBUF_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.157 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.236     4.393    carry_out_OBUF
    N18                  OBUF (Prop_obuf_I_O)         2.460     6.853 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.853    carry_out
    N18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.437ns (57.906%)  route 2.498ns (42.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  a3_IBUF_inst/O
                         net (fo=9, routed)           1.161     1.975    a3_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.065     2.040 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.337     3.377    s1_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.558     5.935 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     5.935    s1
    R17                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.316ns (56.304%)  route 2.573ns (43.696%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a2_IBUF_inst/O
                         net (fo=6, routed)           1.288     2.107    a2_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.053     2.160 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.285     3.445    s2_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.444     5.889 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     5.889    s2
    R16                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.394ns (67.893%)  route 0.659ns (32.107%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b3_IBUF_inst/O
                         net (fo=6, routed)           0.321     0.414    b3_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.028     0.442 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.338     0.780    s2_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.273     2.053 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     2.053    s2
    R16                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.369ns (66.491%)  route 0.690ns (33.509%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.385     0.437    b1_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.028     0.465 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.305     0.770    carry_out_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.289     2.059 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.059    carry_out
    N18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.395ns (67.188%)  route 0.681ns (32.812%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b3_IBUF_inst/O
                         net (fo=6, routed)           0.313     0.406    b3_IBUF
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.028     0.434 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.368     0.802    s3_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.274     2.076 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     2.076    s3
    N17                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.434ns (67.970%)  route 0.676ns (32.030%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b3_IBUF_inst/O
                         net (fo=6, routed)           0.321     0.414    b3_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.030     0.444 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     0.799    s1_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.311     2.109 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     2.109    s1
    R17                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.348ns (62.895%)  route 0.795ns (37.105%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b2_IBUF_inst/O
                         net (fo=6, routed)           0.409     0.459    b2_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.028     0.487 r  s5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.386     0.873    s5_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.144 r  s5_OBUF_inst/O
                         net (fo=0)                   0.000     2.144    s5
    T19                                                               r  s5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            s4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.335ns (61.833%)  route 0.824ns (38.167%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.485     0.536    b1_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.028     0.564 r  s4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.340     0.904    s4_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.160 r  s4_OBUF_inst/O
                         net (fo=0)                   0.000     2.160    s4
    P16                                                               r  s4 (OUT)
  -------------------------------------------------------------------    -------------------





