// File: dac2u128out4in.sv
// SystemVerilog: 128 unit source DAC module digital placeholder
// Yosys hints: blackbox + keep_hierarchy.
(* blackbox *)
module dac2u128out4in (

    input logic [127:0] ON,
    input logic [127:0] ONB,
    input logic [3:0] EN,
    input logic [3:0] ENB
);

endmodule
