{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638373116723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638373116729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 17:38:36 2021 " "Processing started: Wed Dec 01 17:38:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638373116729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373116729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off median_filter -c median_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off median_filter -c median_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373116729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638373117305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638373117305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_of_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m_of_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_of_m-arc_m_of_m " "Found design unit 1: m_of_m-arc_m_of_m" {  } { { "m_of_m.vhd" "" { Text "D:/project/m_of_m.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129161 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_of_m " "Found entity 1: m_of_m" {  } { { "m_of_m.vhd" "" { Text "D:/project/m_of_m.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_tb-arc_image_tb " "Found design unit 1: image_tb-arc_image_tb" {  } { { "image_tb.vhd" "" { Text "D:/project/image_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129163 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_tb " "Found entity 1: image_tb" {  } { { "image_tb.vhd" "" { Text "D:/project/image_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_proc_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file img_proc_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_proc_pack " "Found design unit 1: img_proc_pack" {  } { { "img_proc_pack.vhd" "" { Text "D:/project/img_proc_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 img_proc_pack-body " "Found design unit 2: img_proc_pack-body" {  } { { "img_proc_pack.vhd" "" { Text "D:/project/img_proc_pack.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "median_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file median_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 median_comp-arc_median_comp " "Found design unit 1: median_comp-arc_median_comp" {  } { { "median_comp.vhd" "" { Text "D:/project/median_comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129168 ""} { "Info" "ISGN_ENTITY_NAME" "1 median_comp " "Found entity 1: median_comp" {  } { { "median_comp.vhd" "" { Text "D:/project/median_comp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2mif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file raw2mif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw2mif-arc_raw2mif " "Found design unit 1: raw2mif-arc_raw2mif" {  } { { "raw2mif.vhd" "" { Text "D:/project/raw2mif.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129170 ""} { "Info" "ISGN_ENTITY_NAME" "1 raw2mif " "Found entity 1: raw2mif" {  } { { "raw2mif.vhd" "" { Text "D:/project/raw2mif.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_r_1280_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_r_1280_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_r_1280_256-SYN " "Found design unit 1: rom_r_1280_256-SYN" {  } { { "ROM_R_1280_256.vhd" "" { Text "D:/project/ROM_R_1280_256.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129172 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_R_1280_256 " "Found entity 1: ROM_R_1280_256" {  } { { "ROM_R_1280_256.vhd" "" { Text "D:/project/ROM_R_1280_256.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_g_1280_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_g_1280_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_g_1280_256-SYN " "Found design unit 1: rom_g_1280_256-SYN" {  } { { "ROM_G_1280_256.vhd" "" { Text "D:/project/ROM_G_1280_256.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129174 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_G_1280_256 " "Found entity 1: ROM_G_1280_256" {  } { { "ROM_G_1280_256.vhd" "" { Text "D:/project/ROM_G_1280_256.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_b_1280_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_b_1280_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_b_1280_256-SYN " "Found design unit 1: rom_b_1280_256-SYN" {  } { { "ROM_B_1280_256.vhd" "" { Text "D:/project/ROM_B_1280_256.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_B_1280_256 " "Found entity 1: ROM_B_1280_256" {  } { { "ROM_B_1280_256.vhd" "" { Text "D:/project/ROM_B_1280_256.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373129176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373129176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_of_m " "Elaborating entity \"m_of_m\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638373129240 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638373129255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638373129255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638373129881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638373130390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638373130390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638373130617 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638373130617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638373130617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638373130617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638373130628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 17:38:50 2021 " "Processing ended: Wed Dec 01 17:38:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638373130628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638373130628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638373130628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373130628 ""}
